
Data Sheet
July 2000
DSP16210 Digital Signal Processor
44
DRAFT COPY
Lucent Technologies Inc.
Hardware Architecture
(continued)
Modular I/O Units (MIOUs)
(continued)
MIOU Commands
(continued)
Table 18. MIOU
0,1
Command (mcmd
0,1
) Register
Table 19. Effect of Reset on MIOU Interrupts and Registers
15—12
11—0
Opcode[3:0]
Parameter[11:0]
Opcode[3:0]
Parameter[11:0]
Command
Command
Mnemonic
IBAS
0,1
_LD
Action
0x0
10-bit IORAM input
buffer base address.
10-bit IORAM input
buffer limit address.
10-bit IORAM output
buffer base address.
10-bit IORAM output
buffer limit address.
11-bit unsigned input
length update amount.
0xNNN
0xNNN is a 12-bit number for which the ten least significant bits (bits [9:0]) are an IORAM
0,1
address and the two most significant bits
(bits [11:10]) must be 0.
0xNNN is a 12-bit unsigned number for which the most significant bit (bit 11) must be 0.
§ Or reactivate peripheral service in MIOU
0,1
if it has been deactivated by a prior RESET
0,1
command.
Subsequent execution of an ILEN_UP
0,1
command reactivates MIOU
0,1
peripheral service.
See Table 63 on page 104 and Table 70 on page 110.
Load
IBAS
0,1
Load
ILIM
0,1
Load
OBAS
0,1
Load
OLIM
0,1
Update
ILEN
0,1
IBAS
0,1
←
0xNNN
0x1
0xNNN
ILIM
0,1
_LD
ILIM
0,1
←
0xNNN
0x2
0xNNN
OBAS
0,1
_LD
OBAS
0,1
←
0xNNN
0x3
0xNNN
OLIM
0,1
_LD
OLIM
0,1
←
0xNNN
0x4
0xNNN
ILEN
0,1
_UP
ILEN
0,1
←
ILEN
0,1
+ 0xNNN
Activate
§
peripheral service in
MIOU
0,1
.
0x5
11-bit unsigned output
length update amount.
Must be zero.
0xNNN
Update
OLEN
0,1
Reset
MIOU
0,1
OLEN
0,1
_UP
OLEN
0,1
←
OLEN
0,1
+ 0xNNN
0x6
0x000
RESET
0,1
Initialize MIOU
0,1
control state and
deactivate
MIOU
0,1
peripheral ser-
vice. See
Table 19
for the effect of reset
on MIOU
0,1
interrupts and registers.
PHIFC
←
0xNNN
(for MIOU0)
or
SSIOC
←
0xNNN
(for MIOU1)
Disable MIOU
0,1
input
processing. (Input processing is re-
enabled by executing a subsequent
ILEN
0,1
_UP command.)
0x7
12-bit value for periph-
eral control register
(
PHIFC
or
SSIOC
).
Must be zero.
0xNNN
Load
Peripheral
Control
Input
Disable
PCTL
0,1
_LD
0x8
0x000
INPT
0,1
_DS
0x9—0xF
Reserved.
Type
Interrupt
Name
MIBF
0,1
MOBE
0,1
miwp
0,1
morp
0,1
OLEN
0,1
Reset
Value
0
1
0x000
0x000
0x000
Either pin reset or execution of an MIOU
0,1
RESET command.
Type
Register
Name
ILEN
0,1
ILIM
0,1
OLIM
0,1
OBAS
0,1
IBAS
0,1
Reset
Value
0xFFF (–1)
—
Register