- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377000 > DSP16210 TVS 400W 6.5V UNIDIRECT SMA PDF資料下載
參數(shù)資料
| 型號： | DSP16210 |
| 英文描述： | TVS 400W 6.5V UNIDIRECT SMA |
| 中文描述： | DSP16210數(shù)字信號處理器 |
| 文件頁數(shù)： | 86/173頁 |
| 文件大?。?/td> | 2621K |
| 代理商： | DSP16210 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁當(dāng)前第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁
Data Sheet
July 2000
DSP16210 Digital Signal Processor
86
DRAFT COPY
Lucent Technologies Inc.
Software Architecture
(continued)
Registers
Peripheral Register Write-Read Latency
As a consequence of the pipelined IDB, there is a
write-to-read latency for peripheral (off-core) registers.
This latency is automatically compensated by the
DSP16000 assembler.
For all peripheral registers except MIOU registers,
there is a one cycle write-to-read latency. For example:
timer0c=0x00aa
nop
a0h=timer0c
// update timer0c
// inserted by assembler
// returns 0x00aa
In the above example, the
nop
instruction (or any other
instruction that does not read
timer0c
) is needed to
guarantee that the subsequent read of
timer0c
returns
the updated value. To prevent the assembler from
inserting the
nop
, the programmer can insert any
instruction.
For MIOU registers, there is a two instruction cycle
latency before the most recently written MIOU register
(
miwp
0—1
or
morp
0—1
) is returned by a subse-
quent peripheral register read. The assembler auto-
matically inserts one or two nop instructions, as
needed. See the program example below:
morp0=0x00aa
2*nop
a3l=morp0
miwp1=a2h
a2l=0x1234
nop
ar0=miwp1
// update morp0
// inserted by assembler
// returns 0x00aa
// update miwp1
// 1-cycle instruction
// inserted by assembler
Register Overview
DSP16210 registers fall into one of the following cate-
gories:
Directly program-accessible (or register-mapped)
registers are directly accessible in instructions and
are designated with lower-case bold, e.g.,
timer0
.
These registers are summarized in
Figure 23 on
page 87
and in
Table 38 starting on page 88
.
ESIO memory-mapped registers are designated with
upper-case bold, e.g.,
ICR
. These registers are sum-
marized in
Table 39 on page 90
.
MIOU-accessible registers are accessible only by
MIOU commands, i.e., by writing the
mcmd0
or
mcmd1
register, and are designated with upper-
case bold, e.g.,
IBAS0
. These registers are summa-
rized in
Table 40 on page 90
.
DMA-accessible registers are SSIO or PHIF16 data
registers that are accessible only via MIOU DMA in
IORAM locations and are designated with upper-
case bold, e.g.,
PDX
(in). These registers are sum-
marized in
Table 41 on page 90
.
Note:
The program counter (
PC
) is an addressing reg-
ister not accessible to the programmer or
through external pins. The device automatically
controls this register to properly sequence the
instructions.
Figure 23 on page 87
depicts the directly program-
accessible registers of which there are three types:
Data
registers store data either from the result of
instruction execution or from memory. Data registers
become source operands for instructions. This class of
registers also includes postincrement registers whose
contents are added to address registers to form new
addresses.
Control and Status
registers are used to determine
the state of the machine or to set different configura-
tions to control the machine.
Address
registers are used to hold memory location
pointers. In some cases, the user can treat address
registers as general-purpose data registers accessible
by data move instructions.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DSP1627 | TVS 400W 6.5V BIDIRECT SMA |
| DSP1629 | TVS 400W 64V UNIDIRECT SMA |
| DSP16410C | TVS 400W 7.0V UNIDIRECT SMA |
| DSP16410 | 16-bit fixed point DSP with Flash |
| DSP25-16AR | Phase-leg Rectifier Diode |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DSP1627 | 制造商:AGERE 制造商全稱:AGERE 功能描述:DSP1627 Digital Signal Processor |
| DSP1627F32K10IR | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|16-BIT|CMOS|QFP|100PIN|PLASTIC |
| DSP1627F32K10IT | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|16-BIT|CMOS|QFP|100PIN|PLASTIC |
| DSP1627F32K11I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital Signal Processor |
| DSP1627F32K11IR | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|16-BIT|CMOS|QFP|100PIN|PLASTIC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。