- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377000 > DSP16210 TVS 400W 6.5V UNIDIRECT SMA PDF資料下載
參數(shù)資料
| 型號(hào)： | DSP16210 |
| 英文描述： | TVS 400W 6.5V UNIDIRECT SMA |
| 中文描述： | DSP16210數(shù)字信號(hào)處理器 |
| 文件頁(yè)數(shù)： | 122/173頁(yè) |
| 文件大小： | 2621K |
| 代理商： | DSP16210 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)當(dāng)前第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)
Data Sheet
July 2000
DSP16210 Digital Signal Processor
122
DRAFT COPY
Lucent Technologies Inc.
Signal Descriptions
(continued)
System Interface and Control I/O Interface
System Interface
The system interface consists of the clock, interrupt,
and reset signals for the processor.
RSTB — Device Reset:
Negative assertion input. A
high-to-low transition causes the processor to enter the
reset state. See
Reset on page 18
for details.
CKI — Input Clock:
The CKI input buffer drives the
internal clock (CLK) directly or drives the on-chip PLL
(see
Clock Synthesis beginning on page 56
). The PLL
allows the CKI input clock to be at a lower frequency
than the internal clock.
STOP — Stop DSP Clocks:
Negative assertion input.
A high-to-low transition synchronously stops the inter-
nal clock, leaving the processor in a defined state.
Returning the pin high synchronously restarts the inter-
nal clock to continue program execution from where it
left off without any loss of state. This hardware feature
has the same effect as setting the NOCK bit in the
powerc
register (see
Table 65 on page 106
).
CKO — Programmable Clock Output:
Buffered out-
put clock with options programmable via the
ioc
regis-
ter (see
Table 54 on page 99
). The selectable CKO
options are as follows:
CLK: A free-running output clock at the frequency of
the internal clock.
CLKE: Clock at the frequency of the internal clock
held high during low-power standby mode (high
when AWAIT (
alf
[15]) is high).
CKI: Clock input pin.
ZERO: A constant logic 0 output.
ONE: A constant logic 1 output.
INT[3:0] — External Interrupt Requests:
Positive
pulse assertion inputs. Hardware interrupt inputs to the
DSP16210. Each is enabled via the
inc0
register.
When enabled and asserted properly with no equal- or
higher-priority interrupts being serviced, each cause
the processor to vector to the memory location
described in
Table 4 on page 21
. If an INT pin is
asserted for at least the minimum required assertion
time (see t22 on page 145), the corresponding external
interrupt request is recorded in the
ins
register. If an
INT pin is asserted for less than the minimum required
assertion time, the corresponding interrupt request
might or might not be recorded in the
ins
register. To
avoid erroneous extra entries into the INT interrupt ser-
vice routine (ISR), an INT pin must be deasserted at
least three instruction cycles before the terminating
ire-
turn
instruction for the associated ISR is executed.
When both INT0 and RSTB are asserted, all output
and bidirectional pins (except TDO, which 3-states by
JTAG control) are put in a 3-state condition.
VEC[3:0] — Vectored Interrupt IDs:
Outputs. These
four pins indicate which interrupt is currently being ser-
viced by the device.
Table 4 on page 21
shows the
code associated with each interrupt condition.
VEC[3:0] are multiplexed with IOBIT[7:4] (see
Pin Mul-
tiplexing on page 13
). VEC0 corresponds to IOBIT7,
VEC1 corresponds to IOBIT6, VEC2 corresponds to
IOBIT5, and VEC3 corresponds to IOBIT4. VEC[3:0]
defaults to 0xF (all ones) if no interrupt or trap is cur-
rently being serviced.
IACK — Interrupt Acknowledge:
Positive assertion
output. IACK signals when an interrupt is being ser-
viced by the DSP16210. IACK is asserted for three
DSP clock cycles.
TRAP — TRAP/Breakpoint Indication:
Positive pulse
assertion input/output. When asserted, the processor is
put into the trap condition, which normally causes a
branch to the location
vbase
+ 4. Although normally an
input, the pin can be configured as an output by the
HDS block. As an output, the pin can be used to signal
an HDS breakpoint in a multiple processor environ-
ment.
Control I/O Interface
The control I/O interface is used for status and control
operations provided by the BIO unit.
IOBIT[7:0] —
BIO Signals:
Input/Output. Each of
these pins can
be independently configured as either
an input or an output. As outputs, they can be inde-
pendently set, toggled, or cleared. As inputs, they can
be tested independently or in combinations for various
data patterns. IOBIT[7:4] are pin multiplexed with the
VEC[3:0] pins (see
Pin Multiplexing on page 13
). Set-
ting the EBIO bit in the
ioc
register (bit 8) provides a full
8-bit BIO interface at the associated pins.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DSP1627 | TVS 400W 6.5V BIDIRECT SMA |
| DSP1629 | TVS 400W 64V UNIDIRECT SMA |
| DSP16410C | TVS 400W 7.0V UNIDIRECT SMA |
| DSP16410 | 16-bit fixed point DSP with Flash |
| DSP25-16AR | Phase-leg Rectifier Diode |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DSP1627 | 制造商:AGERE 制造商全稱:AGERE 功能描述:DSP1627 Digital Signal Processor |
| DSP1627F32K10IR | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|16-BIT|CMOS|QFP|100PIN|PLASTIC |
| DSP1627F32K10IT | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|16-BIT|CMOS|QFP|100PIN|PLASTIC |
| DSP1627F32K11I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital Signal Processor |
| DSP1627F32K11IR | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|16-BIT|CMOS|QFP|100PIN|PLASTIC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。