
List of Tables
(continued)
Tables
Page
Data Sheet
July 2000
DSP16210 Digital Signal Processor
8
DRAFT COPY
Lucent Technologies Inc.
Table 103.Timing Requirements for External Memory Read (DENB = 0).........................................................148
Table 104.Timing Characteristics for External Memory Access (DENB = 1)....................................................149
Table 105.Timing Requirements for External Memory Read (DENB = 1).........................................................149
Table 106.Timing Characteristics for External Memory Data Write (RWNADV = 0, DENB = 0)...................... 150
Table 107.Timing Characteristics for External Memory Data Write (RWNADV = 1, DENB = 1)...................... 151
Table 108.Timing Requirements for READY Extended Read Cycle Timing.................................................... 152
Table 109.Timing Requirements for PHIF16 IntelMode Signaling (Read and Write)...................................... 153
Table 110.Timing Characteristics for PHIF16 IntelMode Signaling (Read and Write) .................................... 154
Table 111.Timing Requirements for PHIF16 IntelMode Signaling (Pulse Period and Flags).......................... 155
Table 112.Timing Characteristics for PHIF16 IntelMode Signaling (Pulse Period and Flags)........................ 155
Table 113.Timing Requirements for PHIF16 MotorolaMode Signaling (Read and Write)............................... 156
Table 114.Timing Characteristics for PHIF16 Motorola Mode Signaling (Read and Write)............................. 157
Table 115.Timing Characteristics for PHIF16 Motorola Mode Signaling (Pulse Period and Flags)................. 158
Table 116.Timing Requirements for PHIF16 MotorolaMode Signaling (Pulse Period and Flags) .................. 158
Table 117.Timing Requirements for Inteland MotorolaMode Signaling (Status Register Read).................... 159
Table 118.Timing Characteristics for Inteland Motorola Mode Signaling (Status Register Read) .................. 159
Table 119.PHIF16 Timing Characteristics for PIBF and POBE Reset............................................................. 160
Table 120.PHIF16 Timing Characteristics for POBE and PIBF Disable .......................................................... 160
Table 121.Timing Requirements for Serial Inputs (Passive Mode).................................................................. 161
Table 122.Timing Characteristics for Serial Outputs (Passive Mode).............................................................. 161
Table 123.Timing Requirements for Serial Inputs (Active Mode)..................................................................... 162
Table 124.Timing Characteristics for Serial Outputs (Active Mode) ................................................................ 162
Table 125.Timing Requirements for Serial Inputs (Passive Mode).................................................................. 163
Table 126.Timing Characteristics for Serial Outputs (Passive Mode).............................................................. 163
Table 127.Timing Characteristics for Serial Output (Active Mode) .................................................................. 164
Table 128.Timing Characteristics for Signal Generation (Active Mode) .......................................................... 165
Table 129.Timing Requirements for ESIO Simple Input Mode ........................................................................ 166
Table 130.Timing Characteristics for ESIO Simple Input Mode....................................................................... 166
Table 131.Timing Requirements for ESIO Simple Output Mode ..................................................................... 167
Table 132.Timing Characteristics for ESIO Simple Output Mode.................................................................... 167
Table 133.Timing Requirements for ESIO Frame Input Mode......................................................................... 168
Table 134.Timing Characteristics for ESIO Frame Input Mode ....................................................................... 168
Table 135.Timing Requirements for ESIO Frame Output Mode...................................................................... 169
Table 136.Timing Characteristics for ESIO Frame Output Mode..................................................................... 169