Data Sheet
July 2000
DSP16210 Digital Signal Processor
Lucent Technologies Inc.
DRAFT COPY
55
Hardware Architecture
(continued)
JTAG Test Port
(continued)
Table 27. JTAG Boundary-Scan Register
Note:
The direction of shifting is from TDI to cell 121 to cell 120 . . . to cell 0 to TDO.
Cell
Type
Signal Name/
Function
CKI
AB[7:0]
Control
Cell
—
9
Cell
Type
Signal Name/
Function
I
Reserved
I
Control
Cell
—
—
Cell
Type
Signal Name/
Function
DOEN
IOBIT0 direction
control
IOBIT0
Control
Cell
—
—
0
I
54
55
94
95
I
8—1
O
EOEB
DC
9
OE
AB[15:0], IACK, PIBF, POBE,
EOBE, EIBF, OBE,
and IBF 3-state control
AB[15:8]
—
56
I
PIDS
—
96
I/O
95
17—10
O
9
57
I
PCSN
—
97
DC
IOBIT1 direction
control
IOBIT1
IOBIT2 direction
control
—
18
19
I
EXM
—
—
58
59
I
I
PSTAT
PBSEL
—
—
98
99
I/O
DC
98
—
OE
RWN, EROM, ERAMLO,
ERAMHI, ERAM, IO,
and CKO 3-state control
RWN
EROM
20
21
O
O
19
19
60
61
I
PODS
PIBF
—
9
100
101
I/O
DC
IOBIT2
99
—
O
IOBIT3 direction
control
IOBIT3
VEC3/IOBIT4
direction control
22
23
O
O
ERAMLO
ERAMHI
19
19
62
63
O
DC
POBE
PB[7:0]
direction
control
PB[7:0]
PB[15:8]
direction
control
PB[15:8]
OBE
9
—
102
103
I/O
DC
101
—
24
25
O
O
ERAM
IO
19
19
71—64
72
I/O
DC
63
—
104
105
I/O
DC
VEC3/IOBIT4
VEC2/IOBIT5
direction control
103
—
33—26
34
I/O
DC
DB[7:0]
34
—
80—73
81
I/O
O
72
9
106
107
I/O
DC
VEC2/IOBIT5
VEC1/IOBIT6
direction control
VEC1/IOBIT6
VEC0/IOBIT7
direction control
VEC0/IOBIT7
105
—
DB[15:0] direction control
42—35
43
I/O
O
DB[15:8]
EOBE
34
9
82
83
O
I
IBF
DI
9
—
108
109
I/O
DC
107
—
44
O
EIBF
9
84
DC
ILD direction
control
ILD
ICK direction
control
ICK
OCK direction
control
OCK
—
110
I/O
109
45
46
I
I
EDI
EIFS
—
—
85
86
I/O
DC
84
—
111
112
I
I
READY
STOP
—
—
47
48
I
I
EIBC
EOBC
—
—
87
88
I/O
DC
86
—
113
114
I
RSTB
CKO
—
19
O
49
I
EOFS
—
89
I/O
88
115
DC
TRAP direction
control
TRAP
—
50
I
Reserved
52
90
DC
OLD direction
control
OLD
DO 3-state
control
DO
—
116
I/O
115
51
52
OE
O
EDO 3-state control
EDO
—
—
91
92
I/O
OE
90
—
117
O
I
IACK
INT[3:0]
9
—
121—118
53
I
SYNC
—
93
O
92
Key to this column: I = input; OE = 3-state control cell; O = output; DC = bidirectional control cell; I/O = input/output.
When read with the JTAG SAMPLE instruction, CKI returns a logic one regardless of the state of the pin.