- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377000 > DSP16210 TVS 400W 6.5V UNIDIRECT SMA PDF資料下載
參數(shù)資料
| 型號(hào)： | DSP16210 |
| 英文描述： | TVS 400W 6.5V UNIDIRECT SMA |
| 中文描述： | DSP16210數(shù)字信號(hào)處理器 |
| 文件頁(yè)數(shù)： | 124/173頁(yè) |
| 文件大小： | 2621K |
| 代理商： | DSP16210 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)當(dāng)前第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)
Data Sheet
July 2000
DSP16210 Digital Signal Processor
124
DRAFT COPY
Lucent Technologies Inc.
Signal Descriptions
(continued)
ESIO Interface
(continued)
EIBC — ESIO Input Bit Clock:
Input. To suit a variety
of system design requirements, EIBC can be internally
inverted (under the control of the ILEV bit of the
ICR
register) to produce the internal input bit clock, IBC.
Input is at CMOS level and has typically 0.7 V hystere-
sis.
EIBF — ESIO Input Buffer Full:
Positive assertion
output. When EIBF is high, the serial input buffer is full.
EDO —
ESIO Data Output:
Serial data (LSB-first) is
driven onto EDO on the rising edge of OBC. The rising
edge OFS indicates that the first bit of the serial output
stream is driven onto the EDO pin on the next rising
edge of OBE. EDO is programmed via
OCR
[5] to be
either an open-drain output driver or a 3-state output
driver. After reset, the driver is in the high-impedance
state. This signal is at CMOS level.
EOFS —
ESIO Output Frame Sync:
Input. EOFS
defines the beginning of a new output frame (frame
mode) or the beginning of a serial output request (sim-
ple mode). To suit a variety of system design require-
ments, EOFS can be internally inverted (under the
control of the OSLEV bit of the
OCR
register) to pro-
duce the internal output frame sync, OFS. Input is at
CMOS level and has typically 0.7 V hysteresis.
EOBC — ESIO Output Bit Clock:
Input. To suit a vari-
ety of system design requirements, EOBC can be inter-
nally inverted (under the control of
OCR
register bit
OLEV) to produce the internal output bit clock, OBC.
Input is at CMOS level and has typically 0.7 V hystere-
sis.
EOEB —
ESIO Data Output Enable:
Negative asser-
tion input. When EOEB is high, EDO is forced into high
impedance. Input is at CMOS level and has typically
0.7 V hysteresis.
EOBE — ESIO Output Buffer Empty:
Positive asser-
tion output. When EOBE is high, the serial output
buffer is empty.
SSIO Interface
The SSIO interface pins implement a full-featured
serial I/O channel.
DI —
SSIO
Data Input:
Serial data is latched on the
rising edge of ICK, either LSB or MSB first, according
to the
SSIOC
register MSB field (see
Table 70 on page
110
).
ICK — SSIO Input Clock:
Input/Output. The clock for
serial input data. In active mode, ICK is an output; in
passive mode, ICK is an input, according to the
SSIOC
register ICK field (see
Table 70 on page 110
). Input has
typically 0.7 V hysteresis.
ILD — SSIO Input Load:
Input/Output. The clock for
loading the input buffer. A falling edge of ILD indicates
the beginning of a serial input word. In active mode,
ILD is an output; in passive mode, ILD is an input,
according to the
SSIOC
register ILD field (see
Table 70
on page 110
). Input has typically 0.7 V hysteresis.
IBF — SSIO Input Buffer Full:
Positive assertion out-
put. IBF is asserted when the input register,
SSDX
(in),
is filled. IBF is cleared when MIOU1 transfers
SSDX
(in)
to IORAM1. IBF is also cleared by asserting RSTB.
DO — SSIO Data Output:
The serial data output either
LSB or MSB first (according to the
SSIOC
register
MSB field). DO normally changes on the rising edges
of OCK but can be programmed to change on falling
edges, as determined by the DODLY field of the
SSIOC
register. DO is 3-stated when DOEN is high.
DOEN —
SSIO
Data Output Enable:
Negative asser-
tion input. DO is enabled only if DOEN is low.
OCK — SSIO Output Clock:
Input/Output. The clock
for serial output data. In active mode, OCK is an out-
put; in passive mode, OCK is an input, according to the
SSIOC
register OCK field (see
Table 70 on page 110
).
Input has typically 0.7 V hysteresis.
OLD — SSIO Output Load:
Input/Output. A falling
edge of OLD indicates the beginning of a serial output
word. In active mode, OLD is an output; in passive,
OLD is an input, according to the
SSIOC
register OLD
field (see
Table 70 on page 110
). Input has typically
0.7 V hysteresis.
OBE — SSIO Output Buffer Empty:
Positive asser-
tion output. OBE is asserted when the output register,
SSDX
(out), is emptied (moved to the output shift regis-
ter for transmission). OBE is cleared when MIOU1 fills
SSDX
(out).
SYNC — SSIO Bit Counter Sync:
Input. A falling
edge of SYNC causes the resynchronization of the
active ILD and OLD generators. Input has typically
0.7 V hysteresis. If unused, this pin must be pulled low
through a 10 k
resistor to V
SS
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DSP1627 | TVS 400W 6.5V BIDIRECT SMA |
| DSP1629 | TVS 400W 64V UNIDIRECT SMA |
| DSP16410C | TVS 400W 7.0V UNIDIRECT SMA |
| DSP16410 | 16-bit fixed point DSP with Flash |
| DSP25-16AR | Phase-leg Rectifier Diode |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DSP1627 | 制造商:AGERE 制造商全稱:AGERE 功能描述:DSP1627 Digital Signal Processor |
| DSP1627F32K10IR | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|16-BIT|CMOS|QFP|100PIN|PLASTIC |
| DSP1627F32K10IT | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|16-BIT|CMOS|QFP|100PIN|PLASTIC |
| DSP1627F32K11I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital Signal Processor |
| DSP1627F32K11IR | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|16-BIT|CMOS|QFP|100PIN|PLASTIC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。