
Data Sheet
July 2000
DSP16210 Digital Signal Processor
Lucent Technologies Inc.
DRAFT COPY
89
Software Architecture
(continued)
Registers
(continued)
Table 38. Program-Accessible Registers by Type, Listed Alphabetically
(continued)
Register Overview
(continued)
mwait
p0
p0h
p0l
p1
p1h
p1l
pi
pllc
powerc
pr
psw0, psw1
pt0, pt1
EMI configuration
Product 0
High half of
p0
(bits 31—16)
Low half of
p0
(bits 15—0)
Product 1
High half of
p1
(bits 31—16)
Low half of
p1
(bits 15—0)
Program interrupt return
Phase-lock loop control
Power control
Program return
Program status words 0 and 1
Pointers 0 and 1 to X-memory
space
Program trap return
Pointers 0—7 to Y-memory space
16
32
16
16
32
16
16
20
16
16
20
16
20
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
control
data
data
data
data
data
data
address
control
control
address
c & s
address
unsigned
signed
signed
signed
signed
signed
signed
unsigned
unsigned
unsigned
unsigned
unsigned
unsigned
EMI
DAU
DAU
DAU
DAU
DAU
DAU
XAAU
Clocks
Clocks
XAAU
DAU
XAAU
ptrap
20
20
R/W
R/W
address
address
unsigned
unsigned
XAAU
YAAU
r0, r1, r2, r3,
r4, r5, r6, r7
rb0, rb1
Circular buffer pointers 0 and 1
(begin address)
Circular buffer pointers 0 and 1
(end address)
BIO status/control
Stack pointer
Timer running count 0 and 1 for
Timer0 and Timer1
Timer control 0 and 1 for Timer0
and Timer1
Vector base offset
Viterbi support word
Multiplier input
High half of
x
(bits 31—16)
Low half of
x
(bits 15—0)
Multiplier input
High half of
y
(bits 31—16)
Low half of
y
(bits 15—0)
20
R/W
address
unsigned
YAAU
re0, re1
20
R/W
address
unsigned
YAAU
sbit
sp
16
20
16
R/W
R/W
R/W
c & s
address
data
unsigned
unsigned
unsigned
BIO
YAAU
Timer
timer0, timer1
timer0c, timer1c
16
R/W
control
unsigned
Timer
vbase
vsw
x
xh
xl
y
yh
yl
20
16
32
16
16
32
16
16
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
address
control
data
data
data
data
data
data
unsigned
unsigned
signed
signed
signed
signed
signed
signed
XAAU
DAU
DAU
DAU
DAU
DAU
DAU
DAU
Register Name
Description
Size
(bits)
R/W
Type
Signed
§
/
Unsigned
Function
Block
R indicates that the register is readable by instructions; W indicates the register is writable by instructions.
c & s means control and status.
§ Signed registers are in two’s complement format.
Some bits in the
psw0
and
psw1
registers are read only (writes to these bits are ignored).