參數(shù)資料
型號： DSP16210
英文描述： TVS 400W 6.5V UNIDIRECT SMA
中文描述： DSP16210數(shù)字信號處理器
文件頁數(shù)： 63/173頁
文件大?。?/td> 2621K
代理商： DSP16210
Data Sheet
July 2000
DSP16210 Digital Signal Processor
Lucent Technologies Inc.
DRAFT COPY
63
Hardware Architecture
(continued)
Power Management
(continued)
STOP Pin
Assertion (active-low) of the STOP pin has the same
effect as setting the NOCK bit in the
powerc
register.
The internal clock (CLK) is synchronously disabled
until STOP is returned high. Once STOP is returned
high, program execution continues from where it left off
without any loss of state. No device reset is
required.
Figure 19 on page 57
illustrates the effect of
STOP on the internal clock.
PLL Powerdown
Clearing PLLEN (bit 15 of the
pllc
register) powers
down the PLL. Do not clear PLLEN if the PLL is
selected as the clock source, i.e., if PLLSEL (bit 14 of
pllc
) is set. See
Clock Synthesis beginning on page 56
for details.
AWAIT Bit of the alf Register
Setting the AWAIT bit of the
alf
register causes the
core to go into the low-power standby mode. In this
mode the peripherals remain active, the PLL remains
active if enabled, and the minimum core circuitry
required to process an incoming interrupt remains
active. Any interrupt returns the core to its previous
state, and program execution continues. As long as the
core is receiving a clock, whether slow or fast, it can be
put into standby mode with the AWAIT bit. Once the
AWAIT bit is set, the STOP pin can be used to stop and
later restart the internal clock, returning to the standby
state. If the internal clock is not running, however, the
AWAIT bit cannot be set.
Power Management Examples
The following examples illustrate the more significant options, not an exhaustive list of options, for reducing power
dissipation. The many options for reducing power include a combination of the following:
I
The choice of clock source to the processor.
I
Whether the user chooses to power down the peripheral units.
I
Whether the internal clock is disabled through hardware or software.
I
The combination of power management modes chosen.
I
Whether or not the PLL or ring oscillator is enabled.
Low-Power Standby Mode with CKI Clock Input.
It is assumed that the PLL is disabled (PLLEN = 0) and the
processor is clocked with a high-speed clock on the CKI pin. Prior to entering low-power standby mode
1
by setting
the AWAIT bit (
alf
[15]), the program reduces power by turning off all the peripherals and holding the CKO pin low.
powerc=0x181f
2*nop
ioc=0x0040
_standby:
/* Prepare for standby mode -- turn off peripherals.*/
/* Wait for it to take effect.
/* Hold CKO low.
/* Set AWAIT bit, stop internal processor clock,... */
/* interrupt circuits active.
/* Needed for bedtime execution. Only standby power */
/* consumed here until interrupt wakes up the device*/
/* User code executes here
/* Turn peripheral units back on
/* Wait for it to take effect.
/* CKO is free-running CLK.
*/
*/
alf=0x8000
nop
nop
nop
...
*/
cont:
*/
*/
*/
*/
powerc=0x0000
2*nop
ioc=0x0000
1. The program exits low-power standby mode when any enabled interrupt occurs. Therefore, it is assumed that interrupts are globally enabled
and at least one interrupt is individually enabled.
相關(guān)PDF資料
PDF描述
DSP1627 TVS 400W 6.5V BIDIRECT SMA
DSP1629 TVS 400W 64V UNIDIRECT SMA
DSP16410C TVS 400W 7.0V UNIDIRECT SMA
DSP16410 16-bit fixed point DSP with Flash
DSP25-16AR Phase-leg Rectifier Diode
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DSP1627 制造商:AGERE 制造商全稱:AGERE 功能描述:DSP1627 Digital Signal Processor
DSP1627F32K10IR 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|16-BIT|CMOS|QFP|100PIN|PLASTIC
DSP1627F32K10IT 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|16-BIT|CMOS|QFP|100PIN|PLASTIC
DSP1627F32K11I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital Signal Processor
DSP1627F32K11IR 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|16-BIT|CMOS|QFP|100PIN|PLASTIC
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*