Data Sheet
July 2000
DSP16210 Digital Signal Processor
Lucent Technologies Inc.
DRAFT COPY
153
Timing Characteristics and Requirements
(continued)
PHIF16
For the PHIF16, READ means read by the external user (output by the DSP); WRITE is similarly defined. In the
8-bit external bus configuration, 8-bit reads/writes are identical to one-half of a 16-bit access. In the 16-bit external
bus mode, accesses are identical to 8-bit accesses in the 8-bit external bus mode.
Figure 40. PHIF16 IntelMode Signaling (Read and Write) Timing Diagram
Table 109. Timing Requirements for PHIF16 Intel Mode Signaling (Read and Write)
Abbreviated Reference
t41
t42
t43
t44
t45
t46
t47
t48
t51
t52
Parameter
Min
0
0
0
0
4
0
6
0
10
4
Max
—
—
—
—
—
—
—
—
—
—
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
PODS to PCSN Setup (low to low)
PCSN to PODS Hold (high to high)
PIDS to PCSN Setup (low to low)
PCSN to PIDS Hold (high to high)
PSTAT to PCSN Setup (valid to low)
PCSN to PSTAT Hold (high to invalid)
PBSEL to PCSN Setup (valid to low)
PCSN to PBSEL Hold (high to invalid)
PB Write to PCSN Setup (valid to high)
PCSN to PB Write Hold (high to invalid)
If PIDS or PODS is the controlling signal instead of PCSN, then all requirements that reference PCSN apply instead to PIDS or PODS.
PCSN
t41
t42
t43
t45
t46
t49
t50
t154
16-bit READ
16-bit WRITE
PODS
PIDS
PBSEL
PSTAT
PB[7:0]
t47
t51
t52
t48
t44
V
IH–
V
IL–
V
IH–
V
IL–
V
IH–
V
IL–
V
IH–
V
IL–
V
IH–
V
IL–
5-4036(F)
Note:
This timing diagram shows accesses using the PCSN signal to initiate and complete a transaction. The transactions can also be initi-
ated and completed with the PIDS and PODS signals. An output transaction (read) is initiated by PCSN or PODS going low, whichever
comes last. An output transaction is completed by PCSN or PODS going high, whichever comes first. An input transaction is initiated by
PCSN or PIDS going low, whichever comes last. An input transaction is completed by PCSN or PIDS going high, whichever comes first.