- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377000 > DSP16210 TVS 400W 6.5V UNIDIRECT SMA PDF資料下載
參數(shù)資料
| 型號： | DSP16210 |
| 英文描述： | TVS 400W 6.5V UNIDIRECT SMA |
| 中文描述： | DSP16210數(shù)字信號處理器 |
| 文件頁數(shù)： | 23/173頁 |
| 文件大小： | 2621K |
| 代理商： | DSP16210 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁
Data Sheet
July 2000
DSP16210 Digital Signal Processor
Lucent Technologies Inc.
DRAFT COPY
23
Hardware Architecture
(continued)
Interrupts and Trap
(continued)
Clearing Interrupts
Writing a 1 to a bit in the
ins
register causes the corre-
sponding interrupt status bit to be cleared to a logic 0.
This bit is also automatically cleared by the core when
the interrupt is taken, leaving set any other vectored
interrupts that are pending. The MIOU and ESIO inter-
rupt requests can be cleared by particular instructions,
but there is a latency between the instruction execution
and the actual clearing of the interrupt request (see the
section below).
Interrupt Request Clearing Latency
As a consequence of pipeline delay, there is a mini-
mum latency (number of instruction cycles) between
the time a peripheral interrupt clear instruction is exe-
cuted for an MIOU or ESIO interrupt and the corre-
sponding interrupt request is actually cleared. These
latencies are described in Table 7, and are significant
when implementing ISRs or I/O polling loops. See
Modular I/O Units (MIOUs) beginning on page 42
and
Enhanced Serial I/O (ESIO) Unit beginning on page 32
for details on these interrupts.
Table 7. Interrupt Request Clearing Latency
Interrupt Clear Instruction
Subsequent
Instruction
ireturn
Latency
(Cycles)
4
Example
mcmd
0,1
=
ILEN_UP
,
OLEN_UP
,
RESET
(return from interrupt
service routine)
ins
=
REG, MEM
mcmd0=0x4010
4*nop
ireturn
ILEN_UP command clears
MIBF0 request. Four
nop
s
are needed to avoid uninten-
tional re-entry into ISR.
RESET command clears
MIBF1 request and sets
MOBE1 request. Six
nop
s
are needed before MIBF1 bit
in
ins
can be cleared.
r0
is 0xe0000.
a5h = *r0
reads
IDMX0
and clears EIBF
request. Two
nop
s are
needed to avoid uninten-
tional re-entry into ISR.
r5
is 0xe001A (
*r5
is
ICR
).
Bit 4 of
a1h
is one. Four
nop
s
are needed before EIBF or
EIFE bits in
ins
can be
cleared.
r1
is 0xe003A (
*r1
is
OCR
).
Bit 4 of
a4h
is one, causing
the clearing of EOBE, EOFE,
and ECOL requests. Two
nop
s are needed to avoid
unintentional re-entry into
ISR.
r6
is 0xe0020.
*r6 = a3h
writes
OMX0
and clears
EOBE request. Four
nop
s
are needed before EOBE bit
in
ins
can be cleared.
(clear interrupt
pending bit within a
polling routine)
ireturn
6
mcmd1=0x6000
6*nop
ins=0x00008
a0=ins
REG = MEM
(MEM is IDMX
0—15
)
or
MEM = REG
(Bit 4 of REG is one, setting IRESET field.)
(MEM is
ICR
)
(return from interrupt
service routine)
2
a5h=*r0
2*nop
ireturn
ins
=
REG, MEM
(clear interrupt
pending bit within a
polling routine)
ireturn
4
*r5=a1h
4*nop
ins=0x04800
a3=ins
MEM = REG
(MEM is OMX
0—15
)
or
MEM = REG
(Bit 4 or bit 7 of REG is one,
setting ORESET or CRESET field)
(MEM is
OCR
)
(return from interrupt
service routine)
2
*r1=a4h
2*nop
ireturn
ins
=
REG, MEM
(clear interrupt
pending bit within a
polling routine)
4
*r6=a3h
4*nop
ins=0x08000
a3=ins
Key to these columns: REG is any register. MEM is a memory location. ILEN_UP OLEN_UP or RESET is a value (immediate, register con-
tents, or memory location contents) such that bits 15:12 are 0x4, 0x5, or 0x6, respectively.
The
nop
and multiple
nop
instructions in the examples can be replaced by any instruction(s) that takes an equal or greater number of execu-
tion cycles than the
nop
instruction(s).
相關PDF資料 |
PDF描述 |
|---|---|
| DSP1627 | TVS 400W 6.5V BIDIRECT SMA |
| DSP1629 | TVS 400W 64V UNIDIRECT SMA |
| DSP16410C | TVS 400W 7.0V UNIDIRECT SMA |
| DSP16410 | 16-bit fixed point DSP with Flash |
| DSP25-16AR | Phase-leg Rectifier Diode |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| DSP1627 | 制造商:AGERE 制造商全稱:AGERE 功能描述:DSP1627 Digital Signal Processor |
| DSP1627F32K10IR | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|16-BIT|CMOS|QFP|100PIN|PLASTIC |
| DSP1627F32K10IT | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|16-BIT|CMOS|QFP|100PIN|PLASTIC |
| DSP1627F32K11I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital Signal Processor |
| DSP1627F32K11IR | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|16-BIT|CMOS|QFP|100PIN|PLASTIC |
發(fā)布緊急采購，3分鐘左右您將得到回復。