
MOTOROLA
Tables
xxiii
TABLES
Table
Number
Title
Page
Number
5-5
5-6
5-7
5-8
5-9
5-10
5-11
5-12
5-13
6-1
6-2
6-3
6-4
6-5
6-6
7-1
7-2
7-3
7-4
7-5
7-6
7-7
7-8
7-9
7-10
8-1
8-2
8-3
8-4
8-5
8-6
8-7
8-8
8-9
8-10
9-1
A-1
A-2
A-3
A-4
A-5
A-6
A-7
Instruction Summary—MMU Control ..............................................................5-18
MMU Registers..................................................................................................5-18
Table Search Operations to Update History Bits—TLB Hit Case ....................5-22
Model for Guaranteed R and C Bit Settings......................................................5-24
Implementation-Specific Resources for Table Search Operations....................5-34
Implementation-Specific SRR1 Bits..................................................................5-36
DCMP and ICMP Bit Settings...........................................................................5-37
HASH1 and HASH2 Bit Settings......................................................................5-38
RPA Bit Settings................................................................................................5-38
Branch Instructions............................................................................................6-23
System Register Instructions..............................................................................6-23
Condition Register Logical Instructions............................................................6-24
Integer Instructions............................................................................................6-24
Floating-Point Instructions.................................................................................6-26
Load and Store Instructions...............................................................................6-28
Transfer Encoding for the Bus Master.................................................................7-9
Snoop Hit Response...........................................................................................7-11
Implementation-Specific Transfer Encoding.....................................................7-12
CLK_OUT Signal Configuration.......................................................................7-12
Data Transfer Size.............................................................................................7-13
Encodings for TC[0–1] Signals .........................................................................7-14
Data Bus Lane Assignments..............................................................................7-19
DP[0–7] Signal Assignments.............................................................................7-20
Pipeline Tracking Outputs.................................................................................7-29
PLL Configuration.............................................................................................7-31
Transfer Size Signal Encodings.........................................................................8-14
Burst Ordering—64-Bit Bus..............................................................................8-14
Burst Ordering—32-Bit Bus..............................................................................8-15
Aligned Data Transfers (64-Bit Bus).................................................................8-15
Misaligned Data Transfers (Four-Byte Examples)............................................8-17
Aligned Data Transfers (32-Bit Bus Mode).......................................................8-18
Misaligned 32-Bit Data Bus Transfer (Four-Byte Examples)...........................8-19
Transfer Code Encoding....................................................................................8-20
CSE[0–1] Signals...............................................................................................8-31
IEEE Interface Pin Descriptions........................................................................8-43
Programmable Power Modes...............................................................................9-3
Complete Instruction List Sorted by Mnemonic.................................................A-1
Complete Instruction List Sorted by Opcode......................................................A-9
Integer Arithmetic Instructions.........................................................................A-17
Integer Compare Instructions............................................................................A-18
Integer Logical Instructions..............................................................................A-18
Integer Rotate Instructions................................................................................A-18
Integer Shift Instructions...................................................................................A-19