
MOTOROLA
Chapter 2. Programming Model
2-37
completion-serialized to maintain system state; that is, the instruction is held for execution
in the SRU until all prior instructions issued have completed.
Note that if the LR update option is enabled for any of these instructions, these forms of the
instructions are invalid in the 603e.
2.3.4.5 Trap Instructions
The trap instructions shown in Table 2-29 are provided to test for a specified set of
conditions. If any of the conditions tested by a trap instruction are met, the system trap
handler is invoked. If the tested conditions are not met, instruction execution continues
normally.
See Appendix F, “Simplified Mnemonics,” in
The Programming Environments Manual
for
a complete set of simplified mnemonics.
2.3.4.6 Processor Control Instructions
Processor control instructions are used to read from and write to the condition register
(CR), machine state register (MSR), and special-purpose registers (SPRs), and to read from
the time base register (TBU or TBL).
Table 2-28. Condition Register Logical Instructions
Name
Mnemonic
Operand Syntax
Condition Register AND
crand
crb
D
,crb
A
,crb
B
Condition Register OR
cror
crb
D
,crb
A
,crb
B
Condition Register XOR
crxor
crb
D
,crb
A
,crb
B
Condition Register NAND
crnand
crb
D
,crb
A
,crb
B
Condition Register NOR
crnor
crb
D
,crb
A
,crb
B
Condition Register Equivalent
creqv
crb
D
,crb
A
,crb
B
Condition Register AND with Complement
crandc
crb
D
,crb
A
,crb
B
Condition Register OR with Complement
crorc
crb
D
,crb
A
,crb
B
Move Condition Register Field
mcrf
crf
D
,crf
S
Table 2-29. Trap Instructions
Name
Mnemonic
Operand Syntax
Trap Word Immediate
twi
TO
,r
A
,
SIMM
Trap Word
tw
TO
,r
A
,r
B