
MOTOROLA
Contents
xv
CONTENTS
Paragraph
Number
Title
Page
Number
Appendix B
Instructions Not Implemented
Appendix C
PowerPC 603 Processor System Design and Programming Considerations
C.1
C.1.1
C.1.1.1
C.1.1.1.1
C.1.1.1.2
C.1.2
C.1.2.1
C.1.2.1.1
C.1.2.1.2
C.1.2.2
C.1.2.2.1
C.1.2.2.2
C.1.2.3
C.1.2.4
C.1.3
C.1.4
C.1.5
C.1.5.1
C.1.5.2
C.1.6
C.1.7
C.1.8
C.2
C.2.1
C.2.1.1
C.2.1.2
C.2.1.3
C.2.1.4
C.2.1.5
C.2.2
C.2.3
C.2.4
C.2.5
C.2.6
PowerPC 603 Microprocessor Hardware Considerations...................................C-1
Hardware Support for Direct-Store Accesses.................................................C-1
Extended Address Transfer Start (
XATS
) ..................................................C-2
Extended Address Transfer Start (
XATS
)—Output...............................C-2
Extended Address Transfer Start (
XATS
)—Input..................................C-2
Direct-Store Protocol Operation .....................................................................C-2
Direct-Store Transactions ...........................................................................C-4
Store Operations......................................................................................C-5
Load Operations......................................................................................C-5
Direct-Store Transaction Protocol Details..................................................C-6
Packet 0...................................................................................................C-7
Packet 1...................................................................................................C-8
I/O Reply Operations..................................................................................C-8
Direct-Store Operation Timing.................................................................C-10
CSE Signal....................................................................................................C-12
PowerPC 603 Processor Bus Clock Multiplier Configuration......................C-12
PowerPC 603 Processor Cache Organization...............................................C-13
Instruction Cache Organization ................................................................C-14
Data Cache Organization..........................................................................C-14
PLL Configuration (PLL_CFG[0–3])—Input...............................................C-15
Address Pipelining and Split-Bus Transactions............................................C-15
Data Bus Arbitration.....................................................................................C-16
PowerPC 603 Processor Software Considerations............................................C-16
Direct-Store Interface Address Translation ..................................................C-16
Direct-Store Segment Translation Summary Flow...................................C-17
Direct-Store Interface Accesses................................................................C-18
Direct-Store Segment Protection ..............................................................C-18
Instructions Not Supported in Direct-Store Segments..............................C-19
Instructions with No Effect in Direct-Store Segments..............................C-19
Store Instruction Latency..............................................................................C-19
Instruction Execution by System Register Unit............................................C-20
Machine Check Exception (0x00200)...........................................................C-21
Instruction Address Breakpoint Exception (0x01400)..................................C-21
Cache Control Instructions............................................................................C-21