
2-46
MPC603e & EC603e RISC Microprocessors User's Manual
MOTOROLA
Refer to Chapter 5, “Memory Management” for more information about the TLB
operations for the 603e. Table 2-42 lists the TLB instructions.
Because the presence and exact semantics of the translation lookaside buffer management
instructions is implementation-dependent, system software should incorporate uses of the
instructions into subroutines to maximize compatibility with programs written for other
processors.
For more information on the PowerPC instruction set, refer to Chapter 4, “Addressing
Modes and Instruction Set Summary,” and Chapter 8, “Instruction Set,” in
The
Programming Environments Manual
.
2.3.7 Recommended Simplified Mnemonics
To simplify assembly language programs, a set of simplified mnemonics is provided for
some of the most frequently used operations (such as no-op, load immediate, load address,
move register, and complement register). PowerPC compliant assemblers provide the
simplified mnemonics listed in “Recommended Simplified Mnemonics” in Appendix F,
“Simplified Mnemonics,” in
The Programming Environments Manual
and listed with
some of the instruction descriptions in this chapter. Programs written to be portable across
the various assemblers for the PowerPC architecture should not assume the existence of
mnemonics not described in this document.
For a complete list of simplified mnemonics, see Appendix F, “Simplified Mnemonics,” in
The Programming Environments Manual
.
2.3.8 Implementation-Specific Instructions
This section provides a detailed look at the two 603e implementation-specific
instructions—
tlbld
and
tlbli
.
Table 2-42. Translation Lookaside Buffer Management Instructions
Name
Mnemonic
Operand Syntax
T LB Invalidate Entry
tlbie
r
B
TLB Synchronize
tlbsync
—
Load Data TLB Entry
tlbld
r
B
Load Instruction TLB Entry
tlbli
r
B