
MOTOROLA
Illustrations
xvii
ILLUSTRATIONS
Figure
Number
Title
Page
Number
1-1
1-2
1-3
1-4
1-5
1-6
1-7
2-1
2-2
2-3
2-4
2-5
2-6
2-7
2-8
3-1
3-2
3-3
3-4
3-5
4-1
4-2
4-3
4-4
5-1
5-2
5-3
5-4
5-5
5-6
5-7
5-8
5-9
5-10
5-11
5-12
5-13
Block Diagram.................................................................................................... 1-6
Programming Model—Registers...................................................................... 1-22
Data Cache Organization.................................................................................. 1-27
Exception Classifications.................................................................................. 1-29
Exceptions and Conditions ............................................................................... 1-29
System Interface................................................................................................ 1-35
Signal Groups.................................................................................................... 1-38
Programming Model—Registers........................................................................ 2-3
Hardware Implementation Register 0 (HID0) .................................................... 2-7
Hardware Implementation Register 1 (HID1) .................................................... 2-9
DMISS and IMISS Registers.............................................................................. 2-9
DCMP and ICMP Registers.............................................................................. 2-10
HASH1 and HASH2 Registers......................................................................... 2-10
Required Physical Address Register (RPA) ..................................................... 2-11
Instruction Address Breakpoint Register (IABR)............................................. 2-11
Instruction Cache Organization .......................................................................... 3-3
Data Cache Organization.................................................................................... 3-5
Double-Word Address Ordering—Critical Double Word First.......................... 3-9
MEI Cache Coherency Protocol—State Diagram (WIM = 001)...................... 3-16
Bus Interface Address Buffers.......................................................................... 3-28
Exceptions and Conditions ................................................................................. 4-4
Machine Status Save/Restore Register 0 .......................................................... 4-10
Machine Status Save/Restore Register 1 .......................................................... 4-10
Machine State Register (MSR)......................................................................... 4-12
MMU Conceptual Block Diagram—32-Bit Implementations............................ 5-5
IMMU Block Diagram........................................................................................ 5-6
DMMU Block Diagram...................................................................................... 5-7
Address Translation Types ................................................................................. 5-9
General Flow of Address Translation (Real Addressing Mode and Block)..... 5-12
General Flow of Page and Direct-Store Interface Address Translation ........... 5-13
Segment Register and TLB Organization......................................................... 5-26
Page Address Translation Flow for 32-Bit Implementations—TLB Hit.......... 5-29
Primary Page Table Search—Conceptual Flow ............................................... 5-32
Secondary Page Table Search Flow—Conceptual Flow.................................. 5-33
Derivation of Key Bit for SRR1....................................................................... 5-36
DMISS and IMISS Registers............................................................................ 5-36
DCMP and ICMP Registers.............................................................................. 5-37