
x
MPC603e & EC603e RISC Microprocessors User's Manual
MOTOROLA
CONTENTS
Paragraph
Number
Title
Page
Number
5.4.3.1
5.4.3.2
5.4.4
5.5
5.5.1
5.5.2
5.5.2.1
5.5.2.1.1
TLB Organization.......................................................................................5-25
TLB Entry Invalidation..............................................................................5-27
Page Address Translation Summary ..............................................................5-28
Page Table Search Operation .............................................................................5-30
Page Table Search Operation—Conceptual Flow..........................................5-30
Implementation-Specific Table Search Operation .........................................5-33
Resources for Table Search Operations .....................................................5-34
Data and Instruction TLB Miss Address Registers
(DMISS and IMISS)...............................................................................5-36
Data and Instruction TLB Compare Registers (DCMP and ICMP).......5-37
Primary and Secondary Hash Address Registers
(HASH1 and HASH2)............................................................................5-37
Required Physical Address Register (RPA)...........................................5-38
Software Table Search Operation...............................................................5-38
Flow for Example Exception Handlers..................................................5-39
Code for Example Exception Handlers..................................................5-44
Page Table Updates........................................................................................5-50
Segment Register Updates..............................................................................5-50
5.5.2.1.2
5.5.2.1.3
5.5.2.1.4
5.5.2.2
5.5.2.2.1
5.5.2.2.2
5.5.3
5.5.4
Chapter 6
Instruction Timing
6.1
6.2
6.3
6.3.1
6.3.2
6.3.2.1
6.3.2.2
6.3.2.3
6.3.3
6.3.3.1
6.3.3.2
6.3.3.3
6.4
6.4.1
6.4.1.1
6.4.1.2
6.4.1.2.1
6.4.2
6.4.3
6.4.4
Terminology and Conventions.............................................................................6-1
Instruction Timing Overview...............................................................................6-3
Timing Considerations .........................................................................................6-5
General Instruction Flow..................................................................................6-6
Instruction Fetch Timing..................................................................................6-9
Cache Arbitration.........................................................................................6-9
Cache Hit......................................................................................................6-9
Cache Miss.................................................................................................6-10
Instruction Dispatch and Completion Considerations....................................6-11
Rename Register Operation........................................................................6-12
Instruction Serialization .............................................................................6-13
Execution Unit Considerations...................................................................6-14
Execution Unit Timings......................................................................................6-14
Branch Processing Unit Execution Timing....................................................6-14
Branch Folding...........................................................................................6-14
Static Branch Prediction.............................................................................6-16
Predicted Branch Timing Examples.......................................................6-16
Integer Unit Execution Timing.......................................................................6-18
Floating-Point Unit Execution Timing...........................................................6-18
Load/Store Unit Execution Timing................................................................6-18