
4-18
MPC603e & EC603e RISC Microprocessors User's Manual
MOTOROLA
4.5.1 Reset Exceptions (0x00100)
The system reset exception is a nonmaskable, asynchronous exception signaled to the 603e
either through the assertion of the reset signals (SRESET or HRESET) or internally during
the power-on reset (POR) process. The assertion of the soft reset signal, SRESET, as
described in Section 7.2.9.6.2, “Soft Reset (SRESET)—Input” causes the soft reset
exception to be taken and the physical base address of the handler is determined by the
MSR[IP] bit. The assertion of the hard reset signal, HRESET, as described in
Section 7.2.9.6.1, “Hard Reset (HRESET)—Input” causes the hard reset exception to be
taken and the physical address of the handler is always 0xFFF0_0100.
Decrementer
0
0
—
0
0
0
—
0
0
0
0
—
0
0
0
ILE
System call
0
0
—
0
0
0
—
0
0
0
0
—
0
0
0
ILE
Trace
exception
0
0
—
0
0
0
—
0
0
0
0
—
0
0
0
ILE
ITLB miss
0
1
—
0
0
0
—
0
0
0
0
—
0
0
0
ILE
DTLB miss
on load
0
1
—
0
0
0
—
0
0
0
0
—
0
0
0
ILE
DTLB miss
on store
0
1
—
0
0
0
—
0
0
0
0
—
0
0
0
ILE
Instruction
address
breakpoint
0
0
—
0
0
0
—
0
0
0
0
—
0
0
0
ILE
System
management
interrupt
0
0
—
0
0
0
—
0
0
0
0
—
0
0
0
ILE
0
1
ILE
—
Reserved bits are read as if written as 0.
Bit is cleared
Bit is set
Bit is copied from the ILE bit in the MSR.
Bit is not altered
Notes:
1. The floating-point available bit is always set to 0 on the EC603e microprocessor.
2. FE0 and FE1 are not supported on the EC603e microprocessor.
3. On the EC603e microprocessor, the floating-point unavailable exception is caused by the execution of a
floating-point instruction.
Table 4-7. MSR Setting Due to Exception (Continued)
Exception
Type
MSR Bit
POW
TGPR
ILE
EE
PR
FP
1
ME
FE0
2
SE
BE
FE1
2
IP
IR
DR
RI
LE