
xviii
MPC603e & EC603e RISC Microprocessors User’s Manual
MOTOROLA
ILLUSTRATIONS
Figure
Number
5-14
5-15
5-16
5-17
5-18
5-19
6-1
6-2
6-3
6-4
6-5
7-1
7-2
8-1
8-2
8-3
8-4
8-5
8-6
8-7
8-8
8-9
8-10
8-11
8-12
8-13
8-14
8-15
8-16
8-17
8-18
8-19
8-20
8-21
8-22
8-23
C-1
C-2
C-3
C-4
C-5
C-6
C-7
Title
Page
Number
HASH1 and HASH2 Registers......................................................................... 5-37
Required Physical Address (RPA) Register ..................................................... 5-38
Flow for Example Software Table Search Operation....................................... 5-40
Check and Set R and C Bit Flow...................................................................... 5-41
Page Fault Setup Flow...................................................................................... 5-42
Setup for Protection Violation Exceptions ....................................................... 5-43
Pipelined Execution Unit.................................................................................... 6-4
Instruction Flow Diagram................................................................................... 6-8
Instruction Timing—Cache Hit........................................................................ 6-10
Instruction Timing—Cache Miss...................................................................... 6-11
Branch Instruction Timing................................................................................ 6-17
Signal Groups...................................................................................................... 7-3
IEEE 1149.1-Compliant Boundary Scan Interface........................................... 7-28
Block Diagram.................................................................................................... 8-3
Timing Diagram Legend..................................................................................... 8-5
Overlapping Tenures on the Bus for a Single-Beat Transfer.............................. 8-6
Address Bus Arbitration ................................................................................... 8-10
Address Bus Arbitration Showing Bus Parking................................................ 8-11
Address Bus Transfer........................................................................................ 8-12
Snooped Address Cycle with ARTRY ............................................................. 8-22
Data Bus Arbitration......................................................................................... 8-23
Normal Single-Beat Read Termination ............................................................ 8-26
Normal Single-Beat Write Termination............................................................ 8-27
Normal Burst Transaction................................................................................. 8-27
Termination with DRTRY................................................................................ 8-28
Read Burst with TA Wait States and DRTRY.................................................. 8-29
MEI Cache Coherency Protocol—State Diagram (WIM = 001)...................... 8-31
Fastest Single-Beat Reads................................................................................. 8-32
Fastest Single-Beat Writes................................................................................ 8-33
Single-Beat Reads Showing Data-Delay Controls ........................................... 8-34
Single-Beat Writes Showing Data Delay Controls........................................... 8-35
Burst Transfers with Data Delay Controls........................................................ 8-36
Use of Transfer Error Acknowledge (TEA) ..................................................... 8-37
32-Bit Data Bus Transfer (Eight-Beat Burst) ................................................... 8-39
32-Bit Data Bus Transfer (Two-Beat Burst with DRTRY).............................. 8-39
Data Bus Write Only Transaction..................................................................... 8-44
Direct-Store Tenures ...........................................................................................C-4
Direct-Store Operation—Packet 0 ......................................................................C-7
Direct-Store Operation—Packet 1 ......................................................................C-8
I/O Reply Operation ............................................................................................C-9
Direct-Store Interface Load Access Example ...................................................C-11
Direct-Store Interface Store Access Example ...................................................C-12
Instruction Cache Organization .........................................................................C-14