- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368825 > 20665 ?lanSC310 Programmer＇s Reference Manual PDF資料下載
參數(shù)資料
| 型號： | 20665 |
| 英文描述： | ?lanSC310 Programmer＇s Reference Manual |
| 中文描述： | ？lanSC310程序員參考手冊 |
| 文件頁數(shù)： | 44/186頁 |
| 文件大小： | 918K |
| 代理商： | 20665 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁當(dāng)前第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁
Power Management
1-33
The PMU may be programmed to automatically enter Sleep mode after a 0 is detected on
BL2 while ACIN is also at 0. This feature is enabled by clearing bit 6 of the MMSB Control
register at Index 74h, and is enabled by default. The PMU does not enter Sleep mode
instantaneously, but steps down a mode level on each refresh until Sleep mode is
reached. Once the PMU is in Sleep mode, the PMU state-transition timers control transi-
tions to Suspend and Off modes. Enabled wake-up/activity events will cause the PMU to
change to High-Speed PLL mode. However, the PMU will step down a mode level on
each refresh if the BL2 pin is Low. PMU state transition to Sleep mode can be temporarily
interrupted by enabling Low-to-Doze or Doze-to-Sleep mode-change NMI/SMI events in
the NMI/SMI Enable register at Index 82h.
SMIs may be generated by BL2. This feature is enabled by bit 6 of the NMI/SMI Enable
register. There are important differences between the SMI behavior of BL2 relative to BL1
and BL3. SMIs are generated only on falling edges of BL2. During the SMI handler, the
CPU must read the NMI/SMI Control register at Index A5h to reset the BL2 SMI genera-
tion logic. The SMI service routine must also write to the PMU Status 1 register at
Index A2h to clear the PMU SMI request.
SMIs from BL2 are masked in Sleep, Suspend, and Off modes and when pin BL4 is Low.
If an SMI from BL2 occurs in Doze mode and the CPU clock is stopped, the clock is
started to execute the SMI. The clock remains running until the next refresh cycle follow-
ing a write to the NMI/SMI Control register.
1.8.3
Battery Level 3
The Battery Level 3 (BL3) pin is intended to be used as a third-line warning, indicating
that battery power is low, but that enough power remains for limited use. The state of this
pin may be read directly at the CPU Status 0 register at Index A3h.
BL3 may also be programmed to generate SMIs. This feature is enabled by bit 7 of the
NMI/SMI Enable register at Index 82h. The functionality of this SMI is analogous to that of
the BL1 SMI.
An SMI generated by BL3 causes the CPU clock to be started, regardless of the PMU
mode (see “Temporary-On Mode” on page 1-26). The clock remains running until the next
refresh cycle following a write of 0 to the NMI/SMI Control register at Index A5h.
1.8.4
Battery Level 4
The Battery Level 4 (BL4) pin is intended to be used as an indication of the end of useful
battery life. It cannot be programmed to generate an SMI, and the state of BL4 cannot be
read.
The PMU may be programmed to automatically enter Suspend mode after a 0 is detected
on BL4 while ACIN is also 0. This feature is enabled by clearing bit 7 of the MMSB Con-
trol register at Index 74h and is enabled by default. The PMU does not enter Suspend
mode instantaneously, but steps down a mode level on each refresh until Suspend mode
is reached. Once the PMU is in Suspend mode, the PMU state-transition timers control
when (or if) there will be a transition to Off mode. After the PMU has been forced into this
condition, enabled wake-up/activity events will cause the PMU to transition to High-Speed
PLL mode. However, the PMU steps down a mode level on each refresh if the BL4 pin is
Low. PMU state transition to Suspend mode can be temporarily interrupted by enabling
Low-to-Doze, Doze-to-Sleep, or Sleep-to-Suspend mode-change NMI/SMI events in the
NMI/SMI Enable register at Index 82h.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 20668 | ?lanSC300 Data Sheet ?lanSC310 Data Sheet |
| 2067 | SAFETY SWITCH FERROCODE |
| 2070 | SAFETY SWITCH FERROCODE |
| 2068 | SAFETY SWITCH FERROCODE |
| 2068-6104-015 | Flange Mount Medium Power Terminations |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 20-665000-00 | 功能描述:IC 與器件插座 SOWIC TO SOIC ADAPT 20 PINS RoHS:否 制造商:Molex 產(chǎn)品:LGA Sockets 節(jié)距:1.02 mm 排數(shù): 位置/觸點數(shù)量:2011 觸點電鍍:Gold 安裝風(fēng)格:SMD/SMT 端接類型:Solder 插座/封裝類型:LGA 2011 工作溫度范圍:- 40 C to + 100 C |
| 20-665000-00-P | 制造商:ARIES 制造商全稱:Aries Electronics, Inc. 功能描述:SOWI-to-SOIC Adapter |
| 206650-1 | 制造商:TE Connectivity 功能描述:206650-1 |
| 2066531 | 制造商: 功能描述: 制造商:TE Connectivity 功能描述: 制造商:undefined 功能描述: |
| 206653-1 | 制造商: 功能描述: 制造商:undefined 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。