參數(shù)資料
型號(hào): ARM966E-S
英文描述: ARM966E-S Microprocessor Core preliminary technical manual 6/01
中文描述: ARM966E - ?微處理器核的初步技術(shù)手冊(cè)6月1日
文件頁(yè)數(shù): 111/166頁(yè)
文件大?。?/td> 1145K
代理商: ARM966E-S
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)當(dāng)前第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)
Coprocessor Instruction Execution
Rev. A
9-5
Copyright 1999-2001 by LSI Logic Corporation. All rights reserved.
words still need to be transferred. When only one more word is
required, the coprocessor drives the handshake signals with LAST.
LAST
If an LDC or STC instruction is for more than one item of data, then
after stalling, the coprocessor might drive the coprocessor
handshake signals with a number of GO states, and in the cycle
LAST, where LAST indicates that the next transfer is the final one. If
there is only one transfer then the sequence would be:
[WAIT,[WAIT,...]],LAST.
9.2.2 MCR/MRC Instructions
These cycles look very similar to STC/LDC cycles. Figure 9.3 shows an
example with a stall (WAIT) state. First nCPMREQ is driven LOW to
denote that the instruction on CPINSTR is entering the decode stage of
the pipeline. This low state causes the coprocessor to decode the new
instruction and drive CHSDE[1:0] as required. In the next cycle
nCPMREQ is driven LOW to denote that the instruction has now been
issued to the execute stage. If the condition codes pass (thus the
instruction is to be executed), then CPPASS is driven HIGH and the
CHSDE[1:0] handshake bus is examined (it is ignored in all other cases).
For any successive execute cycles, the CHSEX[1:0] handshake bus is
examined. When the LAST condition is observed, the instruction is
committed. In the case of an MCR instruction, the CPDOUT[31:0] bus is
driven with the register data during the coprocessor write stage. In the
case of an MRC instruction, CPDIN[31:0] is sampled at the end of the
ARM9E-S memory stage and is written to the destination register during
the next cycle.
相關(guān)PDF資料
PDF描述
ARS2569 Amplifier. Other
AR2569 Amplifier. Other
ARS4019 Amplifier. Other
AR4019 Amplifier. Other
ART2815T DC to DC Converter
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ARM9DIMM-LPC3250 功能描述:模塊化系統(tǒng) - SOM LPC3250 ARM9 DIMM Module, Rev 1.0 RoHS:否 制造商:Digi International 外觀尺寸:ConnectCore 9P 處理器類(lèi)型:ARM926EJ-S 頻率:150 MHz 存儲(chǔ)容量:8 MB, 16 MB 存儲(chǔ)類(lèi)型:NOR Flash, SDRAM 接口類(lèi)型:I2C, SPI, UART 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 尺寸:1.97 in x 1.97 in x 6.1 in
ARMADA166E 制造商:MARVELL 制造商全稱(chēng):MARVELL 功能描述:Industry’s Most Complete Integrated Solution
ARMADA166E_1 制造商:MARVELL 制造商全稱(chēng):MARVELL 功能描述:Industry’s First Application Processor with Integrated EPD Controller Scalable to 800 MHz for Cost-Sensitive, High-Performance eReaders and eBooks