參數(shù)資料
型號(hào)： FW82815
英文描述： Controller Miscellaneous - Datasheet Reference
中文描述： 控制器雜項(xiàng)-數(shù)據(jù)表參考
文件頁數(shù)： 51/172頁
文件大?。?/td> 795K
代理商： FW82815
82815 GMCH
R
Datasheet
51
3.4.14.
GMCHCFG—GMCH Configuration Register (Device 0)
Address Offset:
50h
Default:
01ss0s00
Access:
Read/Write, Read-Only
Size:
8 bits
7
6
5
4
3
2
1
0
Mem Arb
Gnt Win
Enable
CPU
Latency
Timer
Reserved
Local
Memory
Frequency
Select
DRAM
Page
Closing
Policy
System
Memory
Frequency
Select
Reserved
Bit
Description
7
Memory Arbiter Grant Window Enable (MAGWE).
This bit controls the Host vs Low Priority Graphics
timeslice regulation in the arbiter for the System DRAM.
At pre-arbitration (aka, stage 1)
0 = Disabled. Enforce fixed priority.
1 = Limit grant to host-to-graphics stream to 6 consecutive packets.
At main-arbitration (aka, stage 2)
0 = Disabled. Enforce fixed priority.
1 = 24 clocks limiting host, 24 clocks guaranteed to low priority graphics stream.
In fixed mode arbitration (MAGWE=0) the host stream always has higher priority over the low priority
graphics stream for accesses to system memory. In timeslice mode, the host stream and the low
priority graphics stream are both regulated by a time window to provide fairness to the graphics stream.
Fixed priority mode, where the host stream is always favored, is the recommended mode of operation;
this setting gives highest system performance without adversely affecting graphics performance under
real life applications workload.
6
CLT (CPU Latency Timer).
0 = Deferrable processor cycle will be Deferred immediately after receiving another ADS#
1 = Deferrable processor cycle will only be Deferred after in has been held in a “Snoop Stall” for 31
clocks and another ADS# has arrived (default).
5
Reserved.
4
Local Memory Frequency Select (LMFS).
This bit selects the operating frequency for the Local
Memory Controller. Default is set by sampling the LM_FREQ_SEL strap (AGP SBA[7] pin) at reset. It
has a weak internal pull-up enabled during reset.
This is a reserved bit in the UMA Only and No Internal Graphics SKUs. A 0 is read back in these SKUs.
The output of the register bit in these SKUs is also forced to 0 such that a customer cannot effectively
program the part for 133 MHz local memory. In the Fully-Featured and 100 MHz FSB & SM SKUs,
either 1 or 0 can be programmed by the customer.
1 = 133 MHz, (default). This is a reflection of LM_FREQ_SEL strap being pulled up (default).
0 = 100 MHz. This is a reflection of LM_FREQ_SEL strap being pulled down.
Note.
The value of this bit should only be changed when the Internal Graphics device is disabled
(i.e., GMS = 00).
相關(guān)PDF資料
PDF描述
FWA-25A10F Fuse
FWA-30A10F Fuse
FWA-35A21F Fuse
FWA-40A21F Fuse
FWA-45A21F Fuse
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
FW82815 S L5NQ 制造商:Intel 功能描述:Graphics and Memory Controller Hub 544-Pin BGA
FW82815EM S L4MP 制造商:Intel 功能描述:GRAPHICS AND MEMORY CONTROLLER HUB (GMCH2-M)
FW82815SL5NQ 制造商:Intel 功能描述:
FW828201CA 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Controller Miscellaneous - Datasheet Reference
FW82840 S L3TA 制造商:Intel 功能描述:Memory Controller Hub 544-Pin BGA
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*