參數(shù)資料
型號: FW82815
英文描述: Controller Miscellaneous - Datasheet Reference
中文描述: 控制器雜項-數(shù)據(jù)表參考
文件頁數(shù): 115/172頁
文件大?。?/td> 795K
代理商: FW82815
82815 GMCH
R
Datasheet
115
3.7.
Display Cache Interface
The Display Cache (DC) interface control registers are located in Memory Space. This section describes
the DC interface registers. These registers are accessed using [MMADR+Offset]. These registers are
memory-mapped only.
3.7.1.
DRT—DRAM Row Type
Memory Offset Address:
Default value:
Access:
Size:
3000h
00h
Read / write
8 bit
This 8-bit register identifies whether or not the display cache is populated. Memory mapped only.
7
1
0
Reserved
DRAM
Populated
Bit
Description
7:1
Reserved
0
DRAM Populated (DP).
The bit in this register indicates whether or not the display cache is populated.
0 = No Display Cache
1 = 4 MB Display Cache
相關(guān)PDF資料
PDF描述
FWA-25A10F Fuse
FWA-30A10F Fuse
FWA-35A21F Fuse
FWA-40A21F Fuse
FWA-45A21F Fuse
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
FW82815 S L5NQ 制造商:Intel 功能描述:Graphics and Memory Controller Hub 544-Pin BGA
FW82815EM S L4MP 制造商:Intel 功能描述:GRAPHICS AND MEMORY CONTROLLER HUB (GMCH2-M)
FW82815SL5NQ 制造商:Intel 功能描述:
FW828201CA 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Controller Miscellaneous - Datasheet Reference
FW82840 S L3TA 制造商:Intel 功能描述:Memory Controller Hub 544-Pin BGA