- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370261 > FW82815 Controller Miscellaneous - Datasheet Reference PDF資料下載
參數(shù)資料
| 型號： | FW82815 |
| 英文描述： | Controller Miscellaneous - Datasheet Reference |
| 中文描述： | 控制器雜項-數(shù)據(jù)表參考 |
| 文件頁數(shù)： | 131/172頁 |
| 文件大?。?/td> | 795K |
| 代理商： | FW82815 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁當前第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁
82815 GMCH
R
Datasheet
131
4.3.2.1.
AGP Interface Decode Rules
Cycles Initiated Using PCI Protocol
The GMCH does not support any AGP/PCI access targeting the hub interface. The GMCH will claim
AGP/PCI initiated memory read and write transactions decoded to the main DRAM range or the graphics
Aperture range. All other memory read and write requests will be master-aborted by the AGP/PCI
initiator as a consequence of the GMCH not responding to a transaction.
Under certain conditions, the GMCH restricts access to the DOS compatibility ranges governed by the
PAM registers by distinguishing access type and destination bus. The GMCH accepts AGP/PCI write
transactions to the compatibility ranges if the PAM designates DRAM as write-able. If accesses to a
range are not write enabled by the PAM, the GMCH does not respond and the cycle results in a master-
abort. AGP/PCI read transactions to the compatibility ranges are accepted if the PAM designates DRAM
as readable. If accesses to a range are not read enabled by the PAM, the GMCH does not respond and the
cycle will result in a master-abort.
If agent on AGP/PCI issues an I/O or PCI Special Cycle transaction, the GMCH does not respond and
cycle results in a master-abort. The GMCH does not accept PCI configuration cycles to the internal
GMCH devices.
Cycles Initiated Using AGP Protocol
All cycles must reference main memory—main DRAM address range (
excluding
PAM) or graphics
aperture range (also physically mapped within DRAM but using different address range). AGP accesses
to the PAM region from 640 KB –to- 1 MB are not allowed. AGP accesses to SMM space are not
allowed. AGP-initiated cycles that target DRAM are not snooped on the host bus, even if they fall
outside of the AGP aperture range.
If a cycle is outside of a valid main memory range, then it will terminate as follows:
Reads: Remap to memory address 0h, return data from address 0h, and set the IAAF error flag.
Writes: Remapped to memory address 0h with byte enables deasserted (effectively dropped “on the
floor”) and set the IAAF error flag.
AGP Accesses to GMCH that CrosbvDevice Boundaries
For FRAME# accesses, when an AGP or PCI master gets disconnected, it will resume at the new address
that allows the cycle to be routed to or claimed by the new target. Therefore, accesses should be
disconnected by the target on potential device boundaries. The GMCH disconnects AGP/PCI
transactions on 4 KB boundaries.
AGP PIPE# and SBA accesses are limited to 256 bytes and must hit DRAM. AGP accesses are
dispatched to DRAM on naturally aligned 32-byte block boundaries. The portion of the request that hits
a valid address completes normally. The portion of a read access that hits an invalid address is remapped
to address 0h, returns data from address 0h, and sets the IAAF error flag. The portion of a write access
that hits an invalid address is remapped to memory address 0h with byte enables deasserted (effectively
dropped “on the floor”) and set the IAAF error flag.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| FWA-25A10F | Fuse |
| FWA-30A10F | Fuse |
| FWA-35A21F | Fuse |
| FWA-40A21F | Fuse |
| FWA-45A21F | Fuse |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| FW82815 S L5NQ | 制造商:Intel 功能描述:Graphics and Memory Controller Hub 544-Pin BGA |
| FW82815EM S L4MP | 制造商:Intel 功能描述:GRAPHICS AND MEMORY CONTROLLER HUB (GMCH2-M) |
| FW82815SL5NQ | 制造商:Intel 功能描述: |
| FW828201CA | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Controller Miscellaneous - Datasheet Reference |
| FW82840 S L3TA | 制造商:Intel 功能描述:Memory Controller Hub 544-Pin BGA |
發(fā)布緊急采購，3分鐘左右您將得到回復。