
82815 GMCH
R
Datasheet
35
2.11.1.
Display Cache Mapping at the AGP Connector
The pin mapping assignments were made with the primary goal of optimizing the layout of the AIMM
card (Display Cache add-in card that fits in the AGP connector). This was done based on the AGP
signals as they exist on the standard AGP connector. Care was taken to avoid special types of AGP
signals such as the strobes and any open-drain signals. Some signals that exist on the AGP connector that
do not exist on the GMCH’s AGP interface could not be used for Display Cache signals.
Pin #
B
Display Cache
Signal
A
Display Cache
Signal
1
OVRCNT#
12V
2
5.0V
TYPEDET#
3
5.0V
Reserved
4
USB+
USB-
5
GND
GND
6
INTB#
INTA#
7
CLK
RST#
8
REQ# LGM_OK
LMD27
GNT#
9
VCC3.3
VCC3.3
10
ST0 LGM_OK
LMD28
ST1 LGM_OK
LDQM3
11
ST2 LGM_OK
LMD29
Reserved
12
RBF# LGM_OK
LMD30
PIPE# LGM_OK
LMD24
13
GND
GND
14
Reserved
WBF#
15
SBA0 LGM_OK
LMD31
SBA1 LGM_OK
LMD25
16
VCC3.3
VCC3.3
17
SBA2 LGM_OK
LDQM2
SBA3 LGM_OK
LMD26
18
SB_STB
SB_STB#
19
GND
GND
20
SBA4 LGM_OK
LMD23
SBA5 LGM_OK
LWE#
21
SBA6 LGM_OK
LMD22
SBA7 LGM_OK
L_FSEL
22
Reserved
Reserved
23
GND
GND
24
3.3Vaux
Reserved
25
VCC3.3
VCC3.3
26
AD31 LGM_OK
LMD21
AD30 LGM_OK
LTCLK0
27
AD29 LGM_OK
LMD20
AD28 LGM_OK
LTCLK1
28
VCC3.3
VCC3.3
29
AD27 LGM_OK
LMD19
AD26 LGM_OK
LCAS#
30
AD25 LGM_OK
LMD18
AD24 LGM_OK
LCKE
31
GND
GND