參數(shù)資料
型號(hào): FW82815
英文描述: Controller Miscellaneous - Datasheet Reference
中文描述: 控制器雜項(xiàng)-數(shù)據(jù)表參考
文件頁(yè)數(shù): 11/172頁(yè)
文件大小: 795K
代理商: FW82815
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)當(dāng)前第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)
82815 GMCH
R
Datasheet
11
82815 GMCH Features
!
Intel
Pentium
III
processor and Intel
Celeron
Processor in FC-PGA package
Supports processor 370-Pin Socket
Supports 32-Bit System Bus Addressing
4 deep in-order queue; 4 or 1 deep request queue
Supports Uni-processor systems only
In-order and Dynamic Deferred Transaction Support
66/100/133MHz System Bus Frequency
GTL+ I/O Buffer
!
32 MB to 512 MB using 16Mb/64Mb/128Mb/256Mb
technology
Supports up to 3 double sided DIMMs at 100 MHz system
memory bus
Supports up to 2 double sided or 3 single sided DIMMs at
133 MHz system memory bus.
64-bit data interface
100/133 MHz system memory bus frequency
Support for Asymmetrical SDRAM addressing only
Support for x8 and x16 SDRAM device width
Unbuffered, Non-ECC SDRAM only supported
Refresh Mechanism: CBR ONLY supported
Enhanced Open page arbitration SDRAM paging scheme
Suspend to RAM support
!
Internal Graphics
Supports a single AGP device via a connector
Supports AGP 2.0 including 4x AGP data transfers
AGP Universal Connector support via dual mode buffers
to allow AGP 2.0 3.3V or 1.5V signaling
AGP PIPE# or SBA initiated accesses to SDRAM not
snooped
AGP FRAME# initiated accesses to SDRAM are snooped
High priority access support
Hierarchical PCI configuration mechanism
Delayed transaction support for AGP-to-SDRAM reads
that can not be serviced immediately
!
Intelligent Centralized Arbitration Model for Optimum
Concurrency Support
Concurrent operations of processor and System busses
supported via dedicated arbitration and data buffering
!
Distributed Data Buffering Model for optimum
concurrency
SDRAM Write Buffer with read-around-write capability
Dedicated processor –SDRAM, hub interface-SDRAM
and Graphics-SDRAM Read Buffers
!
SMRAM space remapping to A0000h (128 KB)
Optional Extended SMRAM space above 256 MB,
additional 512 KB / 1MB TSEG from Top of Memory,
cacheable
Stop Clock Grant and Halt special cycle translation from
the host to the hub interface
ACPI Compliant power management
APIC Buffer Management
SMI, SCI, and SERR error indication
!
Controller
3D Hyper Pipelined Architecture
-Parallel Data Processing (PDP)
-Precise Pixel Interpolation (PPI)
Full 2D H/W Acceleration
Motion Video Acceleration
Supports 133 MHz System Memory while running in
non-CPC mode
!
Flat & Gouraud Shading
Mip Maps with Trilinear and Anisotropic Filtering
Full Color Specular
Fogging Atmospheric Effects
Z Buffering
3D Pipe 2D Clipping
Backface Culling
!
Per Pixel Perspective Correction Texture Mapping
Texture Compositing
Texture Color Keying/Chroma Keying
!
85 MHz Flat Panel Monitor/Digital CRT Interface Or
Digital Video Output for use with a external TV encoder
!
Integrated 24-bit 230 MHz RAMDAC
Gamma Corrected Video
DDC2B Compliant
!
Up to 1600x1200 in 8-bit Color at 85 Hz Refresh
Hardware Accelerated Functions
3 Operand Raster BitBLTs
64x64x3 Color Transparent Cursor
!
H/W Motion Compensation Assistance for S/W MPEG2
Decode
Software DVD at 30 fps
Digital Video Out Port
NTSC and PAL TV Out Support
H/W Overlay Engine with Bilinear Filtering
Independent gamma correction, saturation, brightness &
contrast for overlay
!
Intel
D.V.M. Technology
!
32-bit data interface
133 MHz SDRAM interface only.
Flexible AGP In-Line Memory Module (AIMM)
Implementation
Support for 2 1Mx16, or 1 2Mx32 on AIMM card
4 MB maximum addressable
!
82801AA I/O Controller Hub (ICH)
82801BA I/O Controller Hub (ICH2)
!
544 BGA
1.85V core with 3.3V CMOS I/O
相關(guān)PDF資料
PDF描述
FWA-25A10F Fuse
FWA-30A10F Fuse
FWA-35A21F Fuse
FWA-40A21F Fuse
FWA-45A21F Fuse
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
FW82815 S L5NQ 制造商:Intel 功能描述:Graphics and Memory Controller Hub 544-Pin BGA
FW82815EM S L4MP 制造商:Intel 功能描述:GRAPHICS AND MEMORY CONTROLLER HUB (GMCH2-M)
FW82815SL5NQ 制造商:Intel 功能描述:
FW828201CA 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Controller Miscellaneous - Datasheet Reference
FW82840 S L3TA 制造商:Intel 功能描述:Memory Controller Hub 544-Pin BGA