參數(shù)資料
型號： FW82815
英文描述： Controller Miscellaneous - Datasheet Reference
中文描述： 控制器雜項-數(shù)據(jù)表參考
文件頁數(shù)： 27/172頁
文件大小： 795K
代理商： FW82815
82815 GMCH
R
Datasheet
27
2.3.5.
AGP FRAME# Signals
Signal Name
Type
Description
G_FRAME#
I/O
s/t/s
AGP
FRAME.
During PIPE# and SBA Operation.
Not used by AGP SBA and PIPE#, but used
during AGP FRAME# .
During Fast Write Operation.
G_FRAME# is
used to frame transactions as an
output from the GMCH during Fast Writes.
During FRAME# Operation.
G_FRAME# is an output when the GMCH acts as an
initiator on the AGP Interface. G_FRAME# is asserted by the GMCH to indicate the
beginning and duration of an access. G_FRAME# is an input when the GMCH acts
as a FRAME# based AGP target. As a FRAME# based AGP target, the GMCH
latches the G-C/BE[3:0]# and the G_AD[31:0] signals on the first clock edge on
which it samples G_FRAME# active.
G_IRDY#
I/O
s/t/s
AGP
Initiator Ready.
During PIPE# and SBA Operation.
Not used while enqueueing requests via AGP
SBA and PIPE#, but used during the data phase of PIPE# and SBA transactions.
During FRAME# Operation.
G_IRDY# is an output when GMCH acts as a
FRAME# based AGP initiator and an input when the GMCH acts as a FRAME#
based AGP target. The assertion of G_IRDY# indicates the current FRAME# based
AGP bus initiator’s ability to complete the current data phase of the transaction.
During Fast Write Operation.
G_IRDY# indicates the AGP compliant master is
ready to provide all write data for the current transaction. Once G_IRDY# is
asserted for a write operation, the master is not allowed to insert wait states. The
master is never allowed to insert a wait state during the initial data transfer (32
bytes) of a write transaction. However, it may insert wait states after each 32 byte
block is transferred.
G_TRDY#
I/O
s/t/s
AGP
Target Ready.
During PIPE# and SBA Operation.
Not used while enqueueing requests via AGP
SBA and PIPE#, but used during the data phase of PIPE# and SBA transactions.
During FRAME# Operation.
G_TRDY# is an input when the GMCH acts as an
AGP initiator and an output when the GMCH acts as a FRAME# based AGP target.
The assertion of G_TRDY# indicates the target’s ability to complete the current data
phase of the transaction.
During Fast Write Operation.
G_TRDY#
indicates the AGP compliant target is
ready to receive write data for the entire transaction (when the transfer size is less
than or equal to 32 bytes) or is ready to transfer the initial or subsequent block (32
bytes) of data when the transfer size is greater than 32 bytes. The target is allowed
to insert wait states after each block (32 bytes) is transferred on write transactions.
G_STOP#
I/O
s/t/s
AGP
Stop.
During PIPE# and SBA Operation.
This signal is
not used
during PIPE# or SBA
operation.
During FRAME# Operation.
STOP# is an input when the GMCH acts as a
FRAME# based AGP initiator and an output when the GMCH acts as a FRAME#
based AGP target. STOP# is used for disconnect, retry, and abort sequences on
the AGP interface.
相關(guān)PDF資料
PDF描述
FWA-25A10F Fuse
FWA-30A10F Fuse
FWA-35A21F Fuse
FWA-40A21F Fuse
FWA-45A21F Fuse
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
FW82815 S L5NQ 制造商:Intel 功能描述:Graphics and Memory Controller Hub 544-Pin BGA
FW82815EM S L4MP 制造商:Intel 功能描述:GRAPHICS AND MEMORY CONTROLLER HUB (GMCH2-M)
FW82815SL5NQ 制造商:Intel 功能描述:
FW828201CA 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Controller Miscellaneous - Datasheet Reference
FW82840 S L3TA 制造商:Intel 功能描述:Memory Controller Hub 544-Pin BGA
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*