
STD130
4-106
Samsung ASIC
PvSCKDCby
Input Clock Driver
Switching Characteristics
PHSCKDCU2
(Typical process, 25
°
C, 1.8V, 3.3V, t
R
/t
F
 = 1.50ns, SL: Standard Load)
PHSCKDCU4
PHSCKDCU6
PHSCKDCU8
Path
Parameter
Delay [ns]
 SL = 2
0.124
0.104
0.656
1.025
 < 
Delay Equations [ns]
Group1*
0.120 + 0.002*SL
0.101 + 0.002*SL
0.654 + 0.001*SL
1.023 + 0.001*SL
Group2*
0.109 + 0.002*SL
0.094 + 0.002*SL
0.659 + 0.001*SL
1.030 + 0.001*SL
Group3*
0.101 + 0.002*SL
0.088 + 0.002*SL
0.661 + 0.001*SL
1.034 + 0.001*SL
PAD to Y
tR
tF
tPLH
tPHL
*Group1 : SL < 275,   *Group2 : 275 < 
Path
Parameter
Delay [ns]
 SL = 2
0.246
0.199
0.959
1.363
 < 
Delay Equations [ns]
Group1*
0.245 + 0.001*SL
0.198 + 0.001*SL
0.958 + 0.000*SL
1.362 + 0.000*SL
Group2*
0.233 + 0.001*SL
0.192 + 0.001*SL
0.989 + 0.000*SL
1.389 + 0.000*SL
Group3*
0.218 + 0.001*SL
0.183 + 0.001*SL
1.005 + 0.000*SL
1.403 + 0.000*SL
PAD to Y
tR
tF
tPLH
tPHL
*Group1 : SL < 823,   *Group2 : 823 < 
Path
Parameter
Delay [ns]
 SL = 2
0.305
0.251
1.097
1.523
 < 
Delay Equations [ns]
Group1*
0.304 + 0.000*SL
0.250 + 0.000*SL
1.096 + 0.000*SL
1.522 + 0.000*SL
Group2*
0.300 + 0.000*SL
0.247 + 0.000*SL
1.140 + 0.000*SL
1.558 + 0.000*SL
Group3*
0.286 + 0.000*SL
0.238 + 0.000*SL
1.165 + 0.000*SL
1.579 + 0.000*SL
PAD to Y
tR
tF
tPLH
tPHL
*Group1 : SL < 1096,   *Group2 : 1096 < 
Path
Parameter
Delay [ns]
 SL = 2
0.305
0.251
1.097
1.523
 < 
Delay Equations [ns]
Group1*
0.304 + 0.000*SL
0.250 + 0.000*SL
1.096 + 0.000*SL
1.522 + 0.000*SL
Group2*
0.300 + 0.000*SL
0.247 + 0.000*SL
1.140 + 0.000*SL
1.558 + 0.000*SL
Group3*
0.286 + 0.000*SL
0.238 + 0.000*SL
1.165 + 0.000*SL
1.579 + 0.000*SL
PAD to Y
tR
tF
tPLH
tPHL
*Group1 : SL < 1096,   *Group2 : 1096 <