
PM5317 SPECTRA-9953 Telecom Standard Product Data Sheet
Release
Proprietary and Confidential to PMC-Sierra, Inc., and for its customers’ internal use.
Document No.: PMC-2000741, Issue 5
531
FTXCLK
TXCLK Frequency (nominally 622.08MHz)
622.07
622.09
MHz
T_TXCLK
TXCLK period (nominally 1.608 ns)
1.607
1.61
ns
TW_TXCLK
TXCLK duty cycle (TH_TXCLK/TL_TLCLK)
40
60
250
1
250
1
%
TR_TXCLK
TXCLK rise time (20%-80%)
100
ps
TF_TXCLK
TXCLK fall time (20%-80%)
100
ps
TCQ_min,
TCQ_max
TXDATA propagation delay
-200
200
ps
Notes on Line Interface Timing:
1. TXCLK Rise/fall times specified with a load capacitance of 1pF.
Figure 49 Line Interface Timing
Data Valid Windows
T_TXCLK
TCQ_max
TCQ_min
TW_TXCLK
T_RXCLK
TH_RXDATA
TS_RXDATA
TH_RXCLK
RXCLK
RXDATA_N(P)
TXCLKO
TXDATA_N(P)
PMC-Sierra’s LVDS I/Os operate according to the IEEE 1596.3-1996 specification. The
transmitter drives a differential signal through a pair of 50 characteristic interconnects, such
as board traces, backplane traces, or short lengths of cable. The receiver presents a 100
differential termination impedance to terminate the lines. Included in the standard is sufficient
common-mode range for the receiver to accommodate as much as 925 mV of common-mode
ground difference.
23.3 System (777 MHz) Interface Timing
Table 31 System Interface Timing
Symbol
Description
Min
Typical
Max
Units
FSYSCLK
SYSCLK Frequency
(nominally 77.76 MHz )
77
78
MHz
THISYSCLK
SYSCLK High Pulse
Width
5.8
ns
TLOSYSCLK
SYSCLK Low Pulse
Width
5.8
ns
FADLVDS
ADP/N[X] , DDP/N[X] bit
rate
10 FSYSCLK –
100 ppm
10 FSYSCLK
10 FSYSCLK
– 100 ppm
Mbit/s