
PM5317 SPECTRA-9953 Telecom Standard Product Data Sheet
Release
Proprietary and Confidential to PMC-Sierra, Inc., and for its customers’ internal use.
Document No.: PMC-2000741, Issue 5
467
Register 4000H: SPECTRA-9953 Master Test
Bit
Type
Function
Default
Bit 15
Unused
X
Bit 14
Unused
X
Bit 13
Unused
X
Bit 12
Unused
X
Bit 11
Unused
X
Bit 10
Unused
X
Bit 9
Unused
Test_tclk_mux_en
7
X
Bit 8
R/W
X
Bit 7
R/W
Test_rclk_mux_en
X
Bit 6
Unused
Bit 5
R/W
PMCATST
X
Bit 4
R/W
PMCTST
X
Bit 3
R/W
Reserved
0
Bit 2
R/W
IOTST
0
Bit 1
R/W
HIZDATA
0
Bit 0
R/W
HIZIO
0
This register is used to enable SPECTRA-9953 test features. HIZIO, HIZDATA, IOTST and
DBCTRL are reset to zero by a reset of the SPECTRA-9953 using the RSTB input. PMCTST ,
PMCATST, test_rclk_mux_en and test_tclk_mux_en are reset when CSB is logic 1. PMCTST
and PMCATST can also be reset by writing a logic 0 to the corresponding register bit.
Access to this register is not affected by the Test Mode Address Force functions in registers
4001H and 4002H.
HIZIO, HIZDATA
The HIZIO and HIZDATA bits control the tri-state modes of the SPECTRA-9953. While
the HIZIO bit is a logic one, all output pins of the SPECTRA-9953 except the data bus and
output TDO are held tri-state. The microprocessor interface is still active. While the
HIZDATA bit is a logic one, the data bus is also held in a high-impedance state which
inhibits microprocessor read cycles. The HIZDATA bit is overridden by the DBCTRL bit.
7
For proper normal mode operation of the device, CSB must be high during a reset.