
PM5317 SPECTRA-9953 Telecom Standard Product Data Sheet
Release
Proprietary and Confidential to PMC-Sierra, Inc., and for its customers’ internal use.
Document No.: PMC-2000741, Issue 5
488
17.2 Device Initialization
17.2.1
Device Reset
The reset pin of the SPECTRA-9953 device (RSTB – active low) should be asserted for at least
1 ms to initiate a complete initialization, or re-initialization, of the device. While RSTB is held
low (logic 0) both the digital and the analog portions of the chip are being reset. During active
hardware reset, the CSB input pin must be high.
Users may elect to reset the SPECTRA-9953 device using the register bits. This is
accomplished by writing to the SPECTRA-9953 Master Configuration register, the SPECTRA-
9953 Line Side Analog Control register, and the SPECTRA-9953 System side Analog Control
register. For a global software reset, the Master configuration RESET bit should be set to 1 for
at least 1 ms. To reset the digital core only, the master configuration RESET_CORE and
RESETSL[4-1] should be set to 1. To reset the system side analog blocks, the system side
analog control register SYS_ARB, R8TD_ARSTB and T8TE_ARSTB should be set to 0 for at
least 1 ms. Finally to reset the line side analog blocks, the line side analog control register
Line_ARST should be set to 1.
17.2.2
Register Initialization
There are several registers in the SPECTRA-9953 whose initial values must be overwritten for
proper device functioning:
In the R8TD Analog Control 1 Register (20D3), the DRU_CTL[3:0] bits have a default value of
0000. However, for the DRUs to work properly, they must be written with 1101. This must be
performed at all 16 R8TDs.
In the RHPPs and SHPIs, the Indirect Register 00 bit 4 should be written to 1 in order to be
completely SONET compliant. This should be performed for all 12 indirent register loactions at
each RHPP and SHPI.
17.2.3
Line-Side Re-Initialization
Several operations can lead to a floating or discontinuous clock coming from the Line Side
Analog Interface (OIFs) to the digital core. These operations include Resetting the OIFs
(Register 001DH bit 0), Disabling the OIFs (Register 001DH bit 5), toggling the quad2488 pin,
or initiating the Line Side System Loopback (LSSLB). When any of these operations occur, the
imperfect clock feeding the digital core may lead to ram corruption
After such operations, the user must rewrite all indirect registers in the rclk and tclk domains,
i.e. all indirect registers in the TSVCA, THPP and RHPP. After this is done, the device is
guaranteed to operate normally.