
PM5317 SPECTRA-9953 Telecom Standard Product Data Sheet
Release
Proprietary and Confidential to PMC-Sierra, Inc., and for its customers’ internal use.
Document No.: PMC-2000741, Issue 5
135
AFP_DISABLE
The AFP_DISABLE configures the SPECTRA-9953 to ignore the Add bus frame pulse
AFP. When set to 1, external AFP pulses are ignored. When set to 0, the AFP pin operates
normally. This mode is provided for diagnostic purposes.
DFP_DISABLE
The DFP_DISABLE configures the SPECTRA-9953 to ignore the DFP input. When set to
1, external DFP pulses are ignored. When set to 0, the DFP pin operates normally. This
mode is provided for diagnostic purposes.
SYNC_ERR_POL
The synchronization error polarity register bit is used to configure the polarity of the
SYNC_ERR line side input pin. When set to 0, SYNC_ERR is active high signal. When set
to 1, SYNC_ERR is active low. SYNC_ERR_POL is XORED with SYNC_ERR.
DCMP_SAMPLE_DIS
The DCMP sample disable bit (DCMP_SAMPLE_DIS) is used to disable the sampling of
the DCMP input with the DFP external input. When DCMP_SAMPLE_DIS is set to 0, the
DCMP is only used internally after a DFP pulse. When the bit is set to 1, DCMP is used
without an external DFP pulse.
ROHI_RESET[1:4]
The ROHI_RESET[1:4] register bits are used to reset the receive transport overhead top-
level blocks. When ROHI_RESET[x] is set to 1, ROHI[x] is kept into a reset mode. When
ROHI_RESET is set to 0, ROHI[x] block operates normally.
Note that OC-192 mode has
no bearing on the bits behaviour, i.e. that to reset all four ROHIs, all four of the
ROHI_RESET[1:4] bits have to be set.
ROHI_RST_OOF_EN
The ROHI reset OOF enable (ROHI_RST_OOF_EN) bit causes the ROHI to be reset when
the RRMP is out of frame. In OC-192 mode, when ROHI_RST_OOF_EN is set to 1, all 4
ROHIs will be reset when RRMP # 1 is out of frame. In Quad OC-48 mode, when
ROHI_RST_OOF_EN is set to 1 then when the master RRMP for each slice is out of frame,
its respective ROHI will be reset. When ROHI_RST_OOF_EN is set to 0, then RRMP
OOF never resets the ROHI.