
PM5317 SPECTRA-9953 Telecom Standard Product Data Sheet
Release
Proprietary and Confidential to PMC-Sierra, Inc., and for its customers’ internal use.
Document No.: PMC-2000741, Issue 5
182
LOSI
The loss of signal interrupt status (LOSI) bit is an event indicator. LOSI is set to logic 1 to
indicate any change in the status of LOSV. The interrupt status bit is independent of the
interrupt enable bit. LOSI is cleared to logic 0 when this register is read or written as
described above.
LAISI
The line alarm indication signal interrupt status (LAISI) bit is an event indicator. LAISI is
set to logic 1 to indicate any change in the status of LAISV. The interrupt status bit is
independent of the interrupt enable bit. LAISI is cleared to logic 0 when this register is read
or written as described above.
LRDII
The line remote defect indication interrupt status (LRDII) bit is an event indicator. LRDII
is set to logic 1 to indicate any change in the status of LRDIV. The interrupt status bit is
independent of the interrupt enable bit. LRDII is cleared to logic 0 when this register is
read or written as described above.
APSBFI
The APS byte failure interrupt status (APSBFI) bit is an event indicator. APSBFI is set to
logic 1 to indicate any change in the status of APSBFV. The interrupt status bit is
independent of the interrupt enable bit. APSBFI is cleared to logic 0 when this register is
read or written as described above.
COAPSI
The change of APS bytes interrupt status (COAPSI) bit is an event indicator. COAPSI is set
to logic 1 to indicate a new APS bytes, which is declared when new a K1/K2 pattern has
been received for 3 consecutive frames. The interrupt status bit is independent of the
interrupt enable bit. COAPSI is cleared to logic 0 when this register is read or written as
described above.
COSSMI
The change of SSM message interrupt status (COSSMI) bit is an event indicator. COSSMI
is set to logic 1 to indicate a new SSM message, which is declared when a new S1 byte has
been received for 1 or 8 consecutive frames (depending on the FLTRSSM setting). The
interrupt status bit is independent of the interrupt enable bit. COSSMI is cleared to logic 0
when this register is read or written as described above.