
PM5317 SPECTRA-9953 Telecom Standard Product Data Sheet
Release
Proprietary and Confidential to PMC-Sierra, Inc., and for its customers’ internal use.
Document No.: PMC-2000741, Issue 5
422
STS3C[4]
The STS-3c (VC-4) payload configuration (STS3C[4]) bit selects the payload configuration.
When STS3C[4] is set to logic 1, the STS-1/STM-0 paths #4, #8 and #12 are part of a STS-
3c (VC-4) payload. When STS3C[4] is set to logic 0, the paths are STS-1 (VC-3) payloads.
The STS12C register bit has precedence over the STS3C[4] register bit.
STS12C
The STS-12c (VC-4-4c) payload configuration (STS12C) bit selects the payload
configuration. When STS12C is set to logic 1, the STS-1/STM-0 paths #1 to #12 are part of
a STS-12c (VC-4-4c) payload. When STS12C is set to logic 0, the STS-1/STM-0 paths are
defined with the STS3C[1:4] register bit. The STS12C register bit is OR’ed with the STS-
12C SPECTRA-9953 transmit configuration register 2 corresponding bit . The STS12C
register bit has precedence over the STS3C[1:4] register bit.
STS12CSL
The slave STS-12c (VC-4-4c) payload configuration (STS12CSL) bit selects the slave
payload configuration. When STS12CSL is set to logic 1, the STS-1/STM-0 paths #1 to
#12 are part of a STS-12c (VC-4-4c) slave payload. When STS12CSL is set to logic 0, the
STS-1/STM-0 paths #1 to # 12 are part of a STS-12c (VC-4-4c) master payload. The
STS12CSL register bit is OR’ed with the STS-12CSL SPECTRA-9953 transmit
configuration register 3 corresponding bit. When STS12C is set to logic 0, the STS12CSL
register bit has no effect.