
PM5317 SPECTRA-9953 Telecom Standard Product Data Sheet
Release
Proprietary and Confidential to PMC-Sierra, Inc., and for its customers’ internal use.
Document No.: PMC-2000741, Issue 5
357
TSLDSEL
The TSLD channel select (TSLDSEL) bit selects the contents of the TSLD port and the
frequency of the TSLDCLK clock.
TSLDSEL
Contents
TOHCLK
0
Section DCC (D1-D3)
Nominal 192 kHz
1
Line DCC (D4-D12)
Nominal 576 kHz
TLDEN
The TLD enable (TLDEN) bit controls the insertion of line DCC in the data stream. When
TLDEN is set to logic 1, the SPECTRA-9953 inserts all ones or all zeros as selected using
the TLD_VAL bit in the SPECTRA-9953 Transmit Control Register into in the D4-D12
bytes of STS-1/STM-0 #1 according to the priority of Table 10. When TLDEN is set to
logic 0, line DCC is not inserted.
This bit is only valid for master slices.
TLDTS
The TLDTS Tri-state control (TLDTS) bit controls the TLD output port. When TLDTS is
set to logic 1, the corresponding TLDCLK output pin is tri-stated. When TLDTS is set to
logic 0, the corresponding TLDCLK pin is driven.
This bit is only valid for master slices.
APSEN
The APS enable (APSEN) bit controls the insertion of automatic protection switching in the
data stream. When APSEN is set to logic 1, the APS bytes from the RRMP are inserted in
the K1/K2 bytes of STS-1/STM-0 #1 according to the priority of Table 10. When APSEN is
set to logic 0, the APS bytes from the RRMP are not inserted.
This bit is only valid for master slices.
LREIEN
The line REI enable (LREIEN) bit controls the insertion of line remote error indication in
the data stream. When LREIEN is set to logic 1, the line REI from the RRMP is inserted in
the M1 byte of STS-1/STM-0 #3 according to the priority of Table 10. When LREIEN is
set to logic 0, the line REI from the RRMP is not inserted.
This bit is only valid for master slices.