
PM5317 SPECTRA-9953 Telecom Standard Product Data Sheet
Release
Proprietary and Confidential to PMC-Sierra, Inc., and for its customers’ internal use.
Document No.: PMC-2000741, Issue 5
265
IADDR[1:0]
The Indirect address (IADDR[1:0]) indicates which internal Indirect Registers is written
and read by the current transfer. The following table indicates the internal Indirect Registers
address mapping.
IADDR[1:0]
Hex
Indirect Register
0H
SARC Path Configuration Indirect Data (48 Paths)
1H
SARC Path RPALM Enable Indirect Data (48 Paths)
2H
SARC Path RPAISINS Enable Indirect Data (48 Paths)
3H
SARC Path TPAISINS Enable Indirect Data (48 Paths)
BUSY
The BUSY (BUSY) bit reports the status of the transfer to, or from, the internal Indirect
Registers (SARC Path Configuration Indirect Data, SARC Path RPALM Enable Indirect
Data, SARC Path RPAISINSEN Enable Indirect Data, and SARC Path TPAISINS Enable
Indirect Data). BUSY is set to logic 1 upon writing to the indirect address register. BUSY
is set to logic 0, upon completion of the transfer.
This bit should be polled to determine when a new address (PATH, CHANNEL, IADDR,
RWB) could be written in the Indirect Address Register. This bit should be polled to
determine for read access when the data to the Indirect (Read) Data Register is available
and stable and for write access when a new data to the Indirect (Write) Data Register can be
written.
When previously RWB is set to logic 0 (indirect write access) a new write access to the
Indirect Address Register or a new write access to the Indirect (Write) Data Register during
the busy bit is high (‘1’) can corrupt the current transaction.
When previously RWB is set to logic 1 (indirect read access) a new write access to the
Indirect Address Register during the busy bit is high (‘1’) can corrupt the current
transaction.