
PM5317 SPECTRA-9953 Telecom Standard Product Data Sheet
Release
Proprietary and Confidential to PMC-Sierra, Inc., and for its customers’ internal use.
Document No.: PMC-2000741, Issue 5
173
When WCIMODE is low, the CHANGEI register bit is cleared immediately after it is read,
thus acknowledging the event has been recorded. When WCIMODE is high, the
CHANGEI register bit is cleared immediately after a logic one is written to the CHANGEI
register, thus acknowledging the event has been recorded.
ERRORI
The delay line error event register bit (ERRORI) indicates the ERROR register bit has gone
high. When the ERROR register changes from a logic zero to a logic one, the ERRORI
register bit is set to logic one. If the ERRORE interrupt enable is high, the INT output is
also asserted when ERRORI asserts.
When WCIMODE is low, the ERRORI register bit is cleared immediately after it is read,
thus acknowledging the event has been recorded. When WCIMODE is high, the ERRORI
register bit is cleared immediately after a logic one is written to the ERRORI register, thus
acknowledging the event has been recorded.
REFCLKI
The reference clock event register bit REFCLKI provides a method to monitor activity on
the reference clock. When the REFCLK primary input changes from a logic zero to a logic
one, the REFCLKI register bit is set to logic one.
When WCIMODE is low, the REFCLKI register bit is cleared immediately after it is read,
thus acknowledging the event has been recorded. When WCIMODE is high, the REFCLKI
register bit is cleared immediately after a logic one is written to the REFCLKI register, thus
acknowledging the event has been recorded.
SYSCLKI
The system clock event register bit SYSLCKI provides a method to monitor activity on the
system clock. When the SYSCLK primary input changes from a logic zero to a logic one,
the SYSCLKI register bit is set to logic one. The SYSCLKI register bit is cleared
immediately after it is read, thus acknowledging the event has been recorded.
When WCIMODE is low, the SYSCLKI register bit is cleared immediately after it is read,
thus acknowledging the event has been recorded. When WCIMODE is high, the SYSCLKI
register bit is cleared immediately after a logic one is written to the SYSCLKI register, thus
acknowledging the event has been recorded.