- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98004 > M32000D3FP 32-BIT, 66.6 MHz, RISC MICROCONTROLLER, PQFP100 PDF資料下載
參數(shù)資料
| 型號(hào)： | M32000D3FP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, 66.6 MHz, RISC MICROCONTROLLER, PQFP100 |
| 封裝： | 14 X 20 MM, 0.65 MM PITCH, PLASTIC, LQFP-100 |
| 文件頁數(shù)： | 5/155頁 |
| 文件大?。?/td> | 1340K |
| 代理商： | M32000D3FP |
第1頁第2頁第3頁第4頁當(dāng)前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁
7-4
M32000D3FP User's Manual
MASTER/SLAVE MODE
7.2 Slave mode operation
7.2.2 Bus control signals in slave mode
When the M32000D3FP is set to slave mode, pins are in the high-impedance state while the reset signal
___
is being input. After a reset, the pins are returned to normal operation even when M/S = "L". To ensure
__________
pins stay in the high-impedance state after a reset, keep HREQ to an "L" level until the reset state is
released.
Table 7.2.1 Pin condition in slave mode
pin name
at reset
after a reset
____
___
A8 - A30, SID, BCH, BCL, high-impedance
_____
high-impedance at hold state (HACK = "L")
__
___
______
ST, R/W, BS, BURST
normal operation in other than hold state
D0 - D15
high-impedance
_____
high-impedance at hold state (HACK = "L") (see note 1)
normal operation in other than hold state
___
DC
high-impedance
_____
high-impedance at hold state (HACK = "L") (see note 2)
normal operation in other than hold state
other pins
undefined
normal operation
___
__
Notes 1: Outputs when the internal DRAM is read by an external source (CS = "L", R/W = "H")
___
2: Outputs when the internal DRAM is accessed by an external source (CS = "L")
7.2.3 Operation in slave mode
In a multi-CPU configuration with a master M32000D3FP and slave M32000D3FP, and when the master
M32000D3FP has the system bus right, the slave M32000D3FP can only access its own internal DRAM.
The slave M32000D3FP can access the external bus when it has been given the system bus access right
after bus arbitration between the master and slave has taken place.
The slave M32000D3FP operates by communicating with the master M32000D3FP, using the two
______
programmable I/O ports and the INT pin. When a data transaction is necessary between the master and
__________
slave, they access one another’s internal DRAM using the HREQ and HACK signals to arbitrate system
bus rights.
7.2.4 Returning from standby mode in slave mode
______
_________
When the M32000D3FP is set to slave mode, on return from standby mode, either after a RST or WKUP
input, it does not execute an instruction fetch to the reset vector entry (action on return from standby is
_____
equivalent to a reset). Instead it waits for an "L" level input to INT or SBI and then starts operation by an
instruction fetch to the corresponding interrupt vector entry.
7.2.5 Ensuring data coherency
In a multi-CPU configuration, when the master and slave M32000D3FP use the same data, data coherency
should be ensured. Basically, the two CPUs carry out a handshake using their programmable I/O ports and
external interrupt functions.
The M32000D3FP has instructions to access the common resources such as the internal DRAM or external
memory exclusive from other external bus masters. This is effective in ensuring data coherency.
LOCK: The LOCK bit is set in loading.
UNLOCK: The LOCK bit is cleared in storing.
When the LOCK bit is "1", hold requests and the internal DRAM access requests from an external bus
master are not accepted. For details, refer to 5.5.2 "Memory controller control register" and "M32R family
software manual".
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M32171F2VFP | 32-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQFP144 |
| M32171F4VFP | 32-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQFP144 |
| M32176F4TFP | 32-BIT, FLASH, 40 MHz, RISC MICROCONTROLLER, PQFP144 |
| M32176F2TFP | 32-BIT, FLASH, 40 MHz, RISC MICROCONTROLLER, PQFP144 |
| M32180F8TFP | 32-BIT, FLASH, 80 MHz, RISC MICROCONTROLLER, PQFP240 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M32000D4 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE CHIP 32 BIT CMOS MICROCOMPUTER |
| M32000D4AFP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE CHIP 32 BIT CMOS MICROCOMPUTER |
| M32000D4BFP-80 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 32-BIT CMOS MICROCOMPUTER |
| M32002AGLJ | 制造商:MTRONPTI 制造商全稱:MTRONPTI 功能描述:9x14 mm, 3.3/2.5/1.8 Volt, PECL/LVDS/CML, VCXO |
| M32002AGMJ | 制造商:MTRONPTI 制造商全稱:MTRONPTI 功能描述:9x14 mm, 3.3/2.5/1.8 Volt, PECL/LVDS/CML, VCXO |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。
