參數(shù)資料
型號(hào): M32000D3FP
元件分類: 微控制器/微處理器
英文描述: 32-BIT, 66.6 MHz, RISC MICROCONTROLLER, PQFP100
封裝: 14 X 20 MM, 0.65 MM PITCH, PLASTIC, LQFP-100
文件頁(yè)數(shù): 2/155頁(yè)
文件大?。?/td> 1340K
代理商: M32000D3FP
第1頁(yè)當(dāng)前第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)
1-2
OVERVIEW
M32000D3FP User's Manual
1.1 Performance overview
The M32000D3FP belongs to the M32R/D series in the M32R family.
1.1.1 M32R family CPU
(1) RISC architecture
The M32R family CPU (abbreviated to the M32R CPU) has a RISC architecture. Memory is accessed
by load/store instructions and other operations are executed by register-to-register operation instructions.
It has sixteen 32-bit general-purpose registers. 83 instructions are implemented.
In addition to load/store instructions, the M32R CPU supports compound instructions such as "load
& address update", and "store & address update". These are useful for high-speed data transfer.
(2) 5-stage pipeline processing
The M32R CPU executes instructions using 5-stage pipeline processing: instruction fetch, decode,
execute, memory access and write back. It executes not only load instructions, store instructions
and register-to-register operation instructions, but also compound instructions, such as load &
address update and store & address update, in 1 cycle.
Instructions are put into the execute stage in the order in which they are fetched, however, if the
execution of a previously loaded load instruction or store instruction has been delayed because of
a memory access wait cycle being inserted, the next register operation instruction is in some cases
executed first. The M32R CPU controls instruction execution without wasting clock cycles by "out-
of-order-completion" or other processing methods.
(3) Compacted instruction codes
The M32R CPU instructions have two formats: 16-bit length and 32-bit length. A 16-bit length
instruction format can reduce the program code size.
With the 32-bit length instructions, it is possible to directly branch within a range of
±32 MB from
the address of the instruction being executed. This makes programming easier compared to the
case of an architecture with a segmented address space.
1.1.2 Built-in multiply-accumulate function
(1) Internal high-speed multiplier
The M32R CPU has a internal 32-bit x 16-bit high-speed multiplier which enables execution of 32-
bit x 32-bit integer multiplication operations in 3 cycles (1 cycle is 15 ns when internally operating
at 66.6 MHz).
(2) Multiply-accumulate instructions giving DSP-like functionality
Using 56 bits of the accumulator, the M32R CPU supports the following 4 multiply-accumulate
instructions (or multiply instructions). All instructions can be executed in 1 cycle.
- high-order 16 bits of register x high-order 16 bits of register
- low-order 16 bits of register x low-order 16 bits of register
- all 32 bits of register x high-order 16 bits of register
- all 32 bits of register x low-order 16 bits of register
The M32R CPU has an instruction to round values stored in the accumulator to 16 or 32 bits, and
an instruction to shift and store in a register so as to align the accumulator values. Because these
instructions are executed in 1 cycle, when used with high-speed data transfer instructions, such as
load & address update and store & address update, a data processing capability matching DSP
functionality is exhibited.
相關(guān)PDF資料
PDF描述
M32171F2VFP 32-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQFP144
M32171F4VFP 32-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQFP144
M32176F4TFP 32-BIT, FLASH, 40 MHz, RISC MICROCONTROLLER, PQFP144
M32176F2TFP 32-BIT, FLASH, 40 MHz, RISC MICROCONTROLLER, PQFP144
M32180F8TFP 32-BIT, FLASH, 80 MHz, RISC MICROCONTROLLER, PQFP240
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M32000D4 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE CHIP 32 BIT CMOS MICROCOMPUTER
M32000D4AFP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE CHIP 32 BIT CMOS MICROCOMPUTER
M32000D4BFP-80 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 32-BIT CMOS MICROCOMPUTER
M32002AGLJ 制造商:MTRONPTI 制造商全稱:MTRONPTI 功能描述:9x14 mm, 3.3/2.5/1.8 Volt, PECL/LVDS/CML, VCXO
M32002AGMJ 制造商:MTRONPTI 制造商全稱:MTRONPTI 功能描述:9x14 mm, 3.3/2.5/1.8 Volt, PECL/LVDS/CML, VCXO