參數(shù)資料
型號： M32000D3FP
元件分類： 微控制器/微處理器
英文描述： 32-BIT, 66.6 MHz, RISC MICROCONTROLLER, PQFP100
封裝： 14 X 20 MM, 0.65 MM PITCH, PLASTIC, LQFP-100
文件頁數(shù)： 135/155頁
文件大小： 1340K
代理商： M32000D3FP
5-14
M32000D3FP User's Manual
INTERNAL MEMORY AND MEMORY CONTROLLER
D
bit name
function
R
W
24
CP
0: no purge
0
(cache purge)
1: purge
25 - 29
Not assigned.
0
x
30, 31
CM0, CM1
00: cache mode is not changed
(cache mode)
01: cache-off mode
10: internal instruction/data cache mode
11: instruction cache mode
5.5 Memory controller
(3) Cache control register (MCCR) <address: H'FFFF FFFF>
D24
25
26
27
28
29
30
D31
CM1
CM0
CP
The cache control register (MCCR) controls the internal cache memory. Cache operation mode is
controlled by the CM0 and CM1 (cache memory) bits. The cache can be purged by writing "1" to the
CP (cache purge) bit.
cache-off mode (CM0, CM1 = "01")
In this mode, the cache memory is off and no bus accesses does not pass through the cache. This
mode is automatically set immediately after reset.
internal instruction/data cache mode (CM0, CM1 = "10")
In this mode, the cache memory functions as a cache for both the instructions and data from the
internal DRAM, and caches all bus accesses to the DRAM. Caching is by the direct map method.
Writing is by the copy back method.
instruction cache mode (CM0, CM1 = "11")
In this mode, the cache memory functions as an instruction cache for the internal DRAM and the
external memory, and caching is applied to instruction fetch accesses. When instruction codes in
the user space are overwritten, instruction code coherency in cache memory is not guaranteed.
To purge the cache without the changing cache mode, write "1" to the CP bit and "00" to the CM0
and CM1 bits. In this case, the value written to the CM0 and CM1 are ignored and the value written
immediately before is retained, however, when the CM0 and CM1 are read, the values of the current
cache mode will be read.
When changing the cache mode, purge the cache in advance. Cache purge is not performed automatically.
The consistency between data on the cache memory and data on the internal DRAM is kept through the
purging operation.
Purging the cache in instruction cache mode nullifies all data in the cache memory. Purging the cache in
internal instruction/data cache mode reconstitutes the updated data in the cache to the internal DRAM,
then nullifies all data.
<at reset: H'01>
相關(guān)PDF資料
PDF描述
M32171F2VFP 32-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQFP144
M32171F4VFP 32-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQFP144
M32176F4TFP 32-BIT, FLASH, 40 MHz, RISC MICROCONTROLLER, PQFP144
M32176F2TFP 32-BIT, FLASH, 40 MHz, RISC MICROCONTROLLER, PQFP144
M32180F8TFP 32-BIT, FLASH, 80 MHz, RISC MICROCONTROLLER, PQFP240
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M32000D4 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE CHIP 32 BIT CMOS MICROCOMPUTER
M32000D4AFP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE CHIP 32 BIT CMOS MICROCOMPUTER
M32000D4BFP-80 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 32-BIT CMOS MICROCOMPUTER
M32002AGLJ 制造商:MTRONPTI 制造商全稱:MTRONPTI 功能描述:9x14 mm, 3.3/2.5/1.8 Volt, PECL/LVDS/CML, VCXO
M32002AGMJ 制造商:MTRONPTI 制造商全稱:MTRONPTI 功能描述:9x14 mm, 3.3/2.5/1.8 Volt, PECL/LVDS/CML, VCXO
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*