參數(shù)資料
型號(hào): M32000D3FP
元件分類: 微控制器/微處理器
英文描述: 32-BIT, 66.6 MHz, RISC MICROCONTROLLER, PQFP100
封裝: 14 X 20 MM, 0.65 MM PITCH, PLASTIC, LQFP-100
文件頁數(shù): 24/155頁
文件大?。?/td> 1340K
代理商: M32000D3FP
1-4
OVERVIEW
M32000D3FP User's Manual
1.1 Performance overview
1.1.4 Internal clock multiplier circuit
The M32000D3FP internally multiplies the frequency of the input clock signal by four. When the internal
operating frequency is 66.6 MHz, the input clock frequency is 16.65 MHz.
1.1.5 Internal memory controller
(1) Cache modes for internal DRAM and external program ROM
The M32000D3FP has an internal 4 KB cache memory. The memory controller supports the following
3 modes.
(a) internal instruction/data cache mode
(b) instruction cache mode
(c) cache-off mode
The internal instruction/data cache mode uses the internal DRAM as main memory. The 4 KB cache
memory operates in this case as a direct map cache memory for instructions and data stored in the
internal DRAM. Writing is carried out by the copy back method, so that data traffic between cache
memory and the internal DRAM is kept to a minimum.
The instruction cache mode uses an external ROM as the program memory and the internal DRAM
as data memory. The 4 KB cache memory operates in this case as a direct map cache memory for
all instructions stored in the user’s memory space. Caching of data is not performed.
(2) Flexible DRAM control
The internal DRAM is automatically refreshed by the internal memory controller.
The internal DRAM can also be accessed by external devices. In this case, the internal DRAM can
be used as normal memory.
1.1.6 Master/slave mode
The M32000D3FP has a slave mode additional to its master mode. When set to slave mode, the M32000D3FP
can be used as a coprocessor without it accessing the external bus immediately after the reset.
1.1.7 Power management function
The M32000D3FP has a standby mode and a CPU sleep mode to manage power this is in consideration
of portable equipment applications.
When set to standby mode by the internal memory controller, all clock supplies are stopped. However,
in this case, the internal DRAM refreshes itself using a free running timer.
When set to CPU sleep mode by the memory controller, only the clock supply to the M32000D3FP CPU
is stopped. In this case, the internal DRAM can be accessed by external devices because the internal
DRAM and cache are operating.
相關(guān)PDF資料
PDF描述
M32171F2VFP 32-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQFP144
M32171F4VFP 32-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQFP144
M32176F4TFP 32-BIT, FLASH, 40 MHz, RISC MICROCONTROLLER, PQFP144
M32176F2TFP 32-BIT, FLASH, 40 MHz, RISC MICROCONTROLLER, PQFP144
M32180F8TFP 32-BIT, FLASH, 80 MHz, RISC MICROCONTROLLER, PQFP240
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M32000D4 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE CHIP 32 BIT CMOS MICROCOMPUTER
M32000D4AFP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE CHIP 32 BIT CMOS MICROCOMPUTER
M32000D4BFP-80 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 32-BIT CMOS MICROCOMPUTER
M32002AGLJ 制造商:MTRONPTI 制造商全稱:MTRONPTI 功能描述:9x14 mm, 3.3/2.5/1.8 Volt, PECL/LVDS/CML, VCXO
M32002AGMJ 制造商:MTRONPTI 制造商全稱:MTRONPTI 功能描述:9x14 mm, 3.3/2.5/1.8 Volt, PECL/LVDS/CML, VCXO