
82801AA and 82801AB Datasheet
9-7
IDE Controller Registers (D31:F1)
9.1.15
SLV_IDETIM—Slave (Drive 1) IDE Timing Register
(IDE—D31:F1)
Address Offset:
Default Value:
44h
00h
Attribute:
Size:
R/W
8 bits
2
Drive 0 Prefetch/Posting Enable (PPE0).
1 = Enable prefetch and posting to the IDE data port for this drive.
0 = Disable
1
Drive 0 IORDY Sample Point Enable (IE0).
1 = Enable IORDY sampling for this drive.
0 = Disable IORDY sampling is disabled for this drive.
0
Drive 0 Fast Timing Bank (TIME0).
0 = Accesses to the data port use compatible timings for this drive.
1 = Accesses to the data port use bits 13:12 for the IORDY sample point, and bits 9:8 for the
recovery time
Bit
Description
Bit
Description
7:6
Secondary Drive 1 IORDY Sample Point (SISP1).
The setting of these bits determines the number
of PCI clocks between IDE IOR#/IOW# assertion and the first IORDY sample point, if the access is to
drive 1 data port and bit 14 of the IDE timing register for secondary is set.
00 = 5 clocks
01 = 4 clocks
10 = 3 clocks
11 = Reserved
5:4
Secondary Drive 1 Recovery Time (SRCT1).
The setting of these bits determines the minimum
number of PCI clocks between the last IORDY sample point and the IOR#/IOW# strobe of the next
cycle, if the access is to drive 1 data port and bit 14 of the IDE timing register for secondary is set.
00 = 4 clocks
01 = 3 clocks
10 = 2 clocks
11 = 1 clocks
3:2
Primary Drive 1 IORDY Sample Point (PISP1).
The setting of these bits determines the number of
PCI clocks between IOR#/IOW# assertion and the first IORDY sample point, if the access is to drive
1 data port and bit 14 of the IDE timing register for primary is set.
00 = 5 clocks
01 = 4 clocks
10 = 3 clocks
11 = Reserved
1:0
Primary Drive 1 Recovery Time (PRCT1).
The setting of these bits determines the minimum
number of PCI clocks between the last IORDY sample point and the IOR#/IOW# strobe of the next
cycle, if the access is to drive 1 data port and bit 14 of the IDE timing register for primary is set.
00 = 4 clocks
01 = 3 clocks
10 = 2 clocks
11 = 1 clocks