參數(shù)資料
型號(hào)： S1C88409D
元件分類(lèi)： 微控制器/微處理器
英文描述： 8-BIT, MROM, 8.8 MHz, MICROCONTROLLER, UUC108
封裝： DIE-108
文件頁(yè)數(shù)： 55/250頁(yè)
文件大小： 1877K
代理商： S1C88409D
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)當(dāng)前第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)第220頁(yè)第221頁(yè)第222頁(yè)第223頁(yè)第224頁(yè)第225頁(yè)第226頁(yè)第227頁(yè)第228頁(yè)第229頁(yè)第230頁(yè)第231頁(yè)第232頁(yè)第233頁(yè)第234頁(yè)第235頁(yè)第236頁(yè)第237頁(yè)第238頁(yè)第239頁(yè)第240頁(yè)第241頁(yè)第242頁(yè)第243頁(yè)第244頁(yè)第245頁(yè)第246頁(yè)第247頁(yè)第248頁(yè)第249頁(yè)第250頁(yè)
138
EPSON
S1C88409 TECHNICAL MANUAL
CHAPTER 5: PERIPHERAL CIRCUITS AND OPERATION (Serial Interface)
Transmit completion interrupt
This interrupt factor occurs when the transmission
of the data written in the shift register has com-
pleted, and sets the interrupt factor flag FSTX to
"1". It generates an interrupt to the CPU when the
interrupt enable register ESTX has been set to "1"
and the interrupt priority register PSI has been set
to a higher level than the setting of the interrupt
flag (I0, I1).
When the interrupt is disabled by setting the ESTX
register to "0", interrupt does not occur to the CPU.
However, even in this case the FSTX flag is set to
"1".
The interrupt factor flag FSTX is reset to "0" by
writing "1".
After the interrupt factor occurs, it is possible to
write the next transmission data and to start the
transmission (writing "1" to TXTRG).
The exception processing vector addresses for the
transmit completion interrupt are set as follows:
Transmit completion interrupt: 00001EH
Receive completion interrupt
This interrupt factor occurs when the data received
into the shift register is transferred to the receive
data buffer after receiving is completed, and sets
the interrupt factor flag FSRX to "1". It generates
an interrupt to the CPU when the interrupt enable
register ESRX has been set to "1" and the interrupt
priority register PSI has been set to a higher level
than the setting of the interrupt flag (I0, I1).
When the interrupt is disabled by setting the ESRX
register to "0", interrupt does not occur to the CPU.
However, even in this case the FSRX flag is set to
"1".
The interrupt factor flag FSRX is reset to "0" by
writing "1".
After the interrupt factor occurs, it is possible to
read the received data.
The interrupt factor flag FSRX is set to "1" even
when a parity error or a framing error has oc-
curred.
The exception processing vector addresses for the
receive completion interrupt are set as follows:
Receive completion interrupt: 00001CH
Receive error interrupt
This interrupt factor occurs when a parity error , a
framing error or an overrun error is detected
during receiving, and sets the interrupt factor flag
FSERR to "1" at the same point of the receive
completion interrupt generation. It generates an
interrupt to the CPU when the interrupt enable
register ESERR has been set to "1" and the inter-
rupt priority register PSI has been set to a higher
level than the setting of the interrupt flag (I0, I1).
When the interrupt is disabled by setting the
ESERR register to "0", interrupt does not occur to
the CPU. However, even in this case the FSERR
flag is set to "1".
The interrupt factor flag FSERR is reset to "0" by
writing "1".
Since all three kinds of errors result in the same
interrupt factor, the error generated should be
distinguished using the error flags PER (parity
error), OER (overrun error) and FER (framing
error).
The exception processing vector addresses for the
receive error interrupt are set as follows:
Receive error interrupt: 00001AH
Note: When a parity error or a framing error
occurs, both the receive error interrupt
factor flag FSERR and the receive comple-
tion interrupt factor flag FSRX are simulta-
neously set to "1". However, since the
receive error interrupt has priority over the
receive completion interrupt, the receive
error interrupt process is executed first.
Therefore, it is necessary to reset the FSRX
flag in the receive error handling routine.
When a receive error interrupt occurs due
to an overrun, receive completion interrupt
does not occur.
相關(guān)PDF資料
PDF描述
S1C88816D 8-BIT, MROM, 8.2 MHz, MICROCONTROLLER, UUC164
S1C88832F0A0100 MICROCONTROLLER, PQFP128
S1C88848D0A0100 8-BIT, MROM, 8.2 MHz, MICROCONTROLLER, UUC192
S1C8F360F 8-BIT, FLASH, 8.2 MHz, MICROCONTROLLER, PQFP176
S1D13305F00B 640 X 256 PIXELS CRT CHAR OR GRPH DSPL CTLR, PQFP60
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
S1C88649 制造商:EPSON 制造商全稱(chēng):EPSON 功能描述:8-bit Single Chip Microcomputer
S1C88650 制造商:EPSON 制造商全稱(chēng):EPSON 功能描述:8-bit Single Chip Microcomputer
S1C88655 制造商:EPSON 制造商全稱(chēng):EPSON 功能描述:8-bit Single Chip Microcomputer
S1C88816 制造商:EPSON 制造商全稱(chēng):EPSON 功能描述:8-bit Single Chip Microcomputer
S1C88848 制造商:EPSON 制造商全稱(chēng):EPSON 功能描述:8-bit Single Chip Microcomputer
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*