參數(shù)資料
型號: S1C88409D
元件分類: 微控制器/微處理器
英文描述: 8-BIT, MROM, 8.8 MHz, MICROCONTROLLER, UUC108
封裝: DIE-108
文件頁數(shù): 168/250頁
文件大?。?/td> 1877K
代理商: S1C88409D
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁當(dāng)前第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁第250頁
S1C88409 TECHNICAL MANUAL
EPSON
15
CHAPTER 3: CPU AND MEMORY
MCU mode...Set the MCU/MPU terminal
to HIGH (VDD)
The MCU mode should be set when using the
internal ROM. External memory can be ex-
panded to the addressable space except for the
internal memory area. Refer to Section 3.5.2,
"Bus mode", for the memory map.
In the MCU mode, an initial reset activates the
S1C88409 as a system with the internal
memory only. The internal ROM is allocated to
the top of the common area (logical space
0000H–7FFFH) in the program memory.
Exception processing vectors are assigned in
the internal ROM.
Furthermore, the application initial routine that
starts with reset exception processing must
likewise be written to the internal ROM. Bus
and other settings corresponding to the
expanded memory can be done by software.
This processing is executed in the initial
routine written in the internal ROM. The
external memory can be accessed after the bus
mode setting.
In this mode, accessing the internal memory
area does not output the chip enable (CE) or
the read (RD)/write (WR) signals to the
external memory, and it sets the data bus (D0–
D7) to high impedance status (or pull-up status
when the pull-up resistors for P00–P07 are
available by setting the mask option).
Consequently, the external memory addresses
that overlap with the internal memory are
invalid.
MPU mode...Set the MCU/MPU terminal
to LOW (VSS)
The MPU mode releases the internal ROM area
to an external memory, so the internal ROM
cannot be used. When this area is accessed, a
chip enable (CE) signal and a read (RD)/write
(WR) signal are output to the external memory
and the data bus (D0–D7) goes to active status.
Accessing other internal memory (RAM, I/O
memory) does not output these signals outside
of the IC.
In the MPU mode, the system is activated by
the external memory. Therefore, the initial
setting for the system configuration can be
selected with mask option so that the bus is set
according to the external memory at initial
reset. (See Section 3.5.2, "Bus mode".)
When setting this mode, the exception process-
ing vectors and the initial routine must be
assigned within the common area (000000H–
007FFFH).
The MCU/MPU terminal has a built-in pull-up
resistor, and it can be selected for use or not by
the mask option.
Note: The MCU/MPU terminal status is latched at
the rising edge of the RESET input signal.
Therefore, apply a low pulse to the RESET
terminal when switching the mode.
3.5.2 Bus mode
The S1C88409 has four kind of bus modes in order
to set the bus specification to match the configura-
tion of expanded external memory. The four bus
modes are as follows, and one of them can be
selected with software.
Single chip mode
The single chip mode should be set when using
the S1C88409 as a single chip microcomputer
without external memory expansion.
This mode is available only in the MCU mode
shown in the previous section because the
internal ROM is used. In the MPU mode, the
single chip mode cannot be set.
The single chip mode does not need an external
bus line. The terminals for the external bus can
be used as general-purpose output ports or I/O
ports. Accordingly, the output port consists of
30 bits and the I/O port consists of 28 bits.
This mode is equivalent to the Model 3/
minimum mode of the S1C88 core CPU.
Memory access is valid only for the internal
memory area within the physical space
000000H to 00FFFFH.
– MCU mode –
00FFFFH
00FF00H
00FEFFH
00F000H
I/O memory
RAM
(Display memory)
RAM
(Data memory)
00FFFFH
00F000H
00EFFFH
:
002000H
001FFFH
000000H
RAM, I/O memory
ROM (8K-byte)
Unused area
See Section 3.2.2, "RAM (Data Memory,
Display Memory)", for the capacity and
address of the RAM.
Fig. 3.5.2.1 Memory map for single chip mode
相關(guān)PDF資料
PDF描述
S1C88816D 8-BIT, MROM, 8.2 MHz, MICROCONTROLLER, UUC164
S1C88832F0A0100 MICROCONTROLLER, PQFP128
S1C88848D0A0100 8-BIT, MROM, 8.2 MHz, MICROCONTROLLER, UUC192
S1C8F360F 8-BIT, FLASH, 8.2 MHz, MICROCONTROLLER, PQFP176
S1D13305F00B 640 X 256 PIXELS CRT CHAR OR GRPH DSPL CTLR, PQFP60
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
S1C88649 制造商:EPSON 制造商全稱:EPSON 功能描述:8-bit Single Chip Microcomputer
S1C88650 制造商:EPSON 制造商全稱:EPSON 功能描述:8-bit Single Chip Microcomputer
S1C88655 制造商:EPSON 制造商全稱:EPSON 功能描述:8-bit Single Chip Microcomputer
S1C88816 制造商:EPSON 制造商全稱:EPSON 功能描述:8-bit Single Chip Microcomputer
S1C88848 制造商:EPSON 制造商全稱:EPSON 功能描述:8-bit Single Chip Microcomputer