
Chapter 4
Registers
315
24674
Rev. 3.00
April 2003
AMD-8111 HyperTransport I/O Hub Data Sheet
AMD Preliminary Information
LAN Ethernet Controller Auto-Poll 0
ENC88
Default:
Bits
15
14:13 Reserved.
12:8
AP_REG0_ADDR. AP_REG0 Address
. This
fi
eld is read-only and always has the value 00001.
7:3
Reserved.
4:0
AP_PHY0_ADDR. Auto-Poll PHY0 Address
. This
fi
eld contains the address of the external PHY that
contains AP-REG0. The Network Port Manager uses this PHY address for auto-negotiation. The
Autopoll State Machine also uses this
fi
eld as the default PHY address when one or more of the
AP_PHYn_DFLT bits are set.
8100h
Description
AP_REG0_EN. Enable Bit for Autopoll Register 0
. This bit is read-only and always has the value 1.
Attribute:
Read-only.
This register controls the automatic polling of the status register of the default external PHY.
This register is reset by H_RESET.
LAN Ethernet Controller Auto-Poll 1
ENC8A
Default:
Bits
15
0000h
Description
AP_REG1_EN. Enable Bit for Autopoll Register 1
. When this bit and the Auto-Poll External PHY bit
(APEP) in CMD3 are both set to 1, the Auto-Poll State Machine periodically reads the external PHY
register selected by the AP_PHY1_ADDR and AP_REG1_ADDR
fi
elds and sets the APINT1 interrupt
bit if it detects a change in the register
’
s contents.
14:13 Reserved.
12:8
AP_REG1_ADDR. AP_REG1 Address
. This
fi
eld contains the register number of an external PHY
register that the Auto-Poll State Machine periodically reads if the AP_REG1_EN bit in this register and
the APEP bit (CMD3, bit 10) are set.
7
Reserved.
6
AP_PRE_SUP1. Auto-Poll Preamble Suppression
. If this bit is set to 1, the Auto-Poll State Machine
suppresses the preambles of the MII Management Frames that it uses to periodically read the external
PHY register selected by the AP_PHY1_ADDR and AP_REG1_ADDR
fi
elds. This bit is ignored when
the AP_PHY1_DFLT bit is set.
5
AP_PHY1_DFLT. Auto-Poll PHY1 Default
. When this bit is set, the Auto-Poll State Machine ignores
the contents of the AP_PHY1_ADDR and AP_PRE_SUP1
fi
elds and uses the AP_PHY0_ADDR
fi
eld
for the address of the PHY device to be polled. If this bit is set, the Auto-Poll State Machine
suppresses preambles only if the Port Manager has determined that the default external PHY can
accept MII Management Frames without preambles. (The Port Manager examines bit 6 in register 1 of
the default PHY to make this determination.)
4:0
AP_PHY1_ADDR. Auto-Poll PHY1 Address
. This
fi
eld contains the address of the external PHY that
contains AP_REG1. This bit is ignored when the AP_PHY1_DFLT bit is set.
Attribute:
Read-write; write mode 1.
This register controls the automatic polling of a user-selectable external PHY register.