
224
Registers
Chapter 4
AMD-8111 HyperTransport I/O Hub Data Sheet
24674
Rev. 3.00
April 2003
AMD Preliminary Information
Software SMI Trigger Register
PM1E (PM2F)
Default:
00h.
Attribute:
Read-write.
Fan RPM Count Register
PM1F
Default:
00h.
Attribute:
Read-only.
General Purpose 0 Status Register (ACPI GPE0_STS)
PM20
Most of the bits in this register may be enabled to generate SCI or SMI interrupts (based on the state
of PM04[SCI_EN]) through PM22 or may be enabled to generate SMI interrupts through PM2A and
PM2C.
Default:
0000h.
Attribute:
Read; set by hardware; write 1 to clear.
Bits
7:0
Description
This address accesses the same physical register located at PM2F. I.e., both accesses to PM1E and
PM2F identically access the same register and both can be used to set PM28[SWI_STS].
Bits
7:0
Description
RPMCNT. FANRPM Count Register.
This provides the state of a counter that increments on every
rising edge of the signal FANRPM. If the FANRPM function is not selected by PMCA, then this
register does not change.
Bits
15
Description
USBRSM_STS. USB-de
fi
ned resume event status.
This bit is set High by the hardware when a
USB-de
fi
ned resume event has occurred from either USB controller. This bit resides on the
VDD_COREX power plane.
RI_STS. RI_L pin status.
This bit is set High by the hardware when the RI_L pin is asserted. This bit
resides on the VDD_COREX power plane.
LID_STS. LID Status.
This bit is set High by the hardware when the LID signal has changed state
indicating that the LID has either opened or closed. This bit resides on the VDD_COREX power
plane.
ACAV_STS. AC change status.
This bit is set High by the hardware when the ACAV signal has
changed state indicating that AC power has either been added or removed from the system. This bit
resides on the VDD_COREX power plane. Note: the default value of this bit (from MOFF) is
indeterminate.
SMBUS_STS. SMBus status.
This bit is set High if an SMBus status bit in PME0[SNP_STS,
HSLV_STS, and SMBA_STS] is High while enabled by PME2[SNP_EN, HSLV_EN, and SMBA_EN],
respectively, or if any of PME0[ABRT_STS, COL_STS, PRERR_STS, HCYC_STS, TO_STS] are set
High while enabled by PME2[HCYC_EN]. Note: only PME0[SMBA_EN, HSLV_STS, SNP_STS] can
be enabled to wake the system out of sleep states. This bit resides on the VDD_COREX power plane.
THERM_STS. THERM_L pin status.
This bit is set High by the hardware when the THERM_L pin is
asserted.
EXTSMI_STS. External SMI pin status.
This bit is set High by the hardware when the EXTSMI_L pin
is asserted. This bit resides on the VDD_COREX power plane.
14
13
12
11
10
9