
List of Tables
11
24674
Rev. 3.00
April 2003
AMD-8111 HyperTransport I/O Hub Data Sheet
AMD Preliminary Information
List of Tables
Table 1.
Table 2.
Table 3.
Table 4.
Table 5.
Table 6.
Table 7.
Table 8.
Table 9.
Table 10.
Table 11.
Table 12.
Table 13.
Table 14.
Table 15.
Table 16.
Table 17.
Table 18.
Table 19.
Table 20.
Table 21.
Table 22.
Table 23.
Table 24.
Table 25.
Table 26.
Table 27.
Table 28.
Table 29.
Table 30.
Table 31.
Table 32.
Table 33.
Table 34.
Table 35.
Table 36.
Table 37.
Table 38.
Table 39.
Table 40.
Table 41.
I/O Cell Types.................................................................................................................19
Host HyperTransport Technology Pin Descriptions...................................................20
Secondary PCI Interface Pin Descriptions......................................................................21
LPC Bus and Legacy Support Pin Descriptions .............................................................22
Ultra DMA Enhanced IDE Pin Descriptions..................................................................23
System Management Pin Descriptions............................................................................24
USB Pin Descriptions .....................................................................................................29
AC ‘97 Pin Descriptions .................................................................................................30
MII Interface Pin Descriptions........................................................................................31
Test Pin Descriptions ......................................................................................................33
Miscellaneous Pin Descriptions......................................................................................34
Error Handling ................................................................................................................37
IC Clock Pins ..................................................................................................................39
HyperTransport Protocol Unit IDs..............................................................................40
Interrupt Routing Configuration .....................................................................................41
IOAPIC Redirection Register Connections ....................................................................45
HPET Specifications.......................................................................................................46
SC04[SCI_EVT] Event Sources.....................................................................................51
System Management Events...........................................................................................53
System Power States.......................................................................................................58
Resume Events................................................................................................................59
GPIO Output Clock Options...........................................................................................67
PCI Interrupt Sources......................................................................................................70
Descriptor Format ...........................................................................................................71
PCM Audio Sample Order..............................................................................................72
Maximum Valid Frame Size...........................................................................................98
Receive Statistics Counters.............................................................................................99
Transmit Statistics Counters .........................................................................................102
VLAN Tag Control Command......................................................................................106
VLAN Tag Type...........................................................................................................106
Auto-Negotiation Capabilities ......................................................................................115
Sources of Auto-negotiation Advertisement Register (R4) Bits...................................116
MAC Control Pause Frame Format ..............................................................................119
FCCMD Bit Functions..................................................................................................121
Pause Encoding.............................................................................................................122
Format of PMR Pointer Words.....................................................................................127
Format of PMR Data Words.........................................................................................127
ARP Packet Example....................................................................................................129
Directed IP Packet Example..........................................................................................130
NBT Name Query/Registration Example .....................................................................130
PMR Programming Example........................................................................................130