
Chapter 4
Registers
273
24674
Rev. 3.00
April 2003
AMD-8111 HyperTransport I/O Hub Data Sheet
AMD Preliminary Information
AC
‘
97 Modem Controller CODEC Access Semaphore
MC44
Default:
00h
Attribute:
see below.
11
SRINT. Secondary Resume Interrupt
. Read-write. This bit indicates that a resume event occurred
on ACSDI[1]. 1 = Resume event occurred. Cleared by writing a 1 to this bit position.
PRINT. Primary Resume Interrupt
. Read-write. This bit indicates that a resume event occurred on
ACSDI[0]. 1 = Resume event occurred. Cleared by writing a 1 to this bit position.
SCRDY. Secondary Codec Ready
. Read-only. Re
fl
ects the state of the codec ready bit in ACSDI[1].
Bus masters ignore the condition of the codec ready bits. Software must check this bit before starting
the bus masters. This bit is cleared with assertion of MC3C[SHUTOFF]. This bit is also cleared when
ACCLK is detected to not be operating adequately.
PCRDY. Primary Codec Ready
. Read-only. Re
fl
ects the state of the codec ready bit in ACSDI[0]. Bus
masters ignore the condition of the codec ready bits. Software must check this bit before starting the
bus masters. This bit is cleared with assertion of MC3C[SHUTOFF]. This bit is also cleared when
ACCLK is detected to not be operating adequately.
MICINT. Mic In Interrupt
. Read-only. This bit indicates that one of the Mic in channel interrupts
occurred. 1 = Interrupt occurred. When the speci
fi
c interrupt is cleared, this bit is cleared
automatically.
POINT. PCM Out Interrupt
. Read-only. his bit indicates that one of the PCM out channel interrupts
occurred. 1 = Interrupt occurred. When the speci
fi
c interrupt is cleared, this bit is cleared
automatically.
PIINT. PCM In Interrupt
. Read-only. This bit indicates that one of the PCM in channel interrupts
occurred. 1 = Interrupt occurred. When the speci
fi
c interrupt is cleared, this bit is cleared
automatically.
Reserved
Reserved
MOINT. Modem Out Interrupt
. Read-only. This bit indicates that one of the modem out channel
interrupts occurred. 1 = Interrupt occurred. When the speci
fi
c interrupt is cleared, this bit is cleared
automatically.
MIINT. Modem In Interrupt
. Read-only. This bit indicates that one of the modem in channel interrupts
occurred. 1 = Interrupt occurred. When the speci
fi
c interrupt is cleared, this bit is cleared
automatically.
GPIINT. GPI Status Change Interrupt
. Read-write. This bit is set whenever bit 0 of slot 12 is set. This
happens when the value of any of the GPIOs currently de
fi
ned as inputs changes. If
‘
1
’
this bit sets
also PM20[AC97_STS].
1 = input changed. This bit is cleared by writing a 1 to this bit position.
10
9
8
7
6
5
4
3
2
1
0
Bits
7:1
0
Description
Reserved
CAS. Codec Access Semaphore
. Read-write. This bit is read by software to check whether a codec
access is currently in progress. The act of reading this register sets this bit to 1. The driver that reads
this bit can then perform a codec I/O access. Once the access is completed, or if ACCLK is detected
to not be operating adequately, hardware automatically clears this bit. 0 = No access in progress. If
and only if CAS = 1 and a codec access has not yet been requested (i.e., the PCI transaction has not
yet been initiated), CAS may be cleared by writing a 0 to this bit position.
Bits
Description (Continued)