![](http://datasheet.mmic.net.cn/330000/MB90F562_datasheet_16437954/MB90F562_545.png)
MB90560 series
APPENDIX B INSTRUCTIONS
521
Table B.8-15 Bit operation instructions: 21 instructions
*1 8 when branching occurs, 7 otherwise
*2 7 when branching occurs, 6 otherwise
*3 10 when conditions are met, 9 otherwise
*4 Undefined number of cycles
*5 Until conditions are met
Table B.8-16 Accumulator operation instructions (byte, word): 6 instructions
<Caution>
See Table B.5-1, "Number of execution cycles for each type of addressing," and Table B.5-2,
"Compensation values for calculating the number of execution cycles," for (a) to (d) in the
above table.
Mnemonic
A,dir:bp
A,addr16:bp
A,io:bp
#
3
4
3
~
RG
0
0
0
B
(b)
(b)
(b)
Operation
LH
Z
Z
Z
AH
I
-
-
-
S T
-
-
-
N
Z
V
-
-
-
C
-
-
-
RMW
-
-
-
MOVB
MOVB
MOVB
MOVB
MOVB
MOVB
dir:bp,A
addr16:bp,A
io:bp,A
SETB
SETB
SETB
dir:bp
addr16:bp
io:bp
CLRB
CLRB
CLRB
dir:bp
addr16:bp
io:bp
BBC
BBC
BBC
dir:bp,rel
addr16:bp,rel
io:bp,rel
BBS
BBS
BBS
dir:bp,rel
addr16:bp,rel
io:bp,rel
SBBS
addr16:bp,rel
WBTS
io:bp
WBTC
io:bp
3
4
3
3
4
3
3
4
3
4
5
4
4
5
4
5
3
3
5
5
4
7
7
6
7
7
7
7
7
7
*1
*1
*2
*1
*1
*2
*3
*4
*4
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
2×(b)
2×(b)
2×(b)
2×(b)
2×(b)
2×(b)
2×(b)
2×(b)
2×(b)
(b)
(b)
(b)
(b)
(b)
(b)
2×(b)
*5
*5
byte (A)
←
( dir:bp )b
byte (A)
←
( addr16:bp )b
byte (A)
←
( io:bp )b
bit ( dir:bp )b
←
(A)
bit ( addr16:bp )b
←
(A)
bit ( io:bp )b
←
(A)
bit ( dir:bp )b
←
1
bit ( addr16:bp )b
←
1
bit ( io:bp )b
←
1
bit ( dir:bp )b
←
0
bit ( addr16:bp )b
←
0
bit ( io:bp )b
←
0
Branch when ( dir:bp )b = 0
Branch when ( addr16:bp )b = 0
Branch when ( io:bp)b = 0
Branch when ( dir:bp )b = 1
Branch when ( addr16:bp )b = 1
Branch when ( io:bp)b = 1
Branch when (addr16:bp) b = 1, bit = 1
Wait until (io:bp) b = 1
Wait until (io:bp) b = 0
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Mnemonic
#
1
1
1
1
1
1
~
RG
0
0
0
0
0
0
B
0
0
0
0
0
0
Operation
LH
-
-
X
-
Z
-
AH
-
-
X
-
Z
I
-
-
-
-
-
-
S
-
-
-
-
-
-
T
-
-
-
-
-
-
N
-
-
R
R
Z
-
-
V
-
-
-
-
-
-
C
-
-
-
-
-
-
RMW
-
-
-
-
-
-
SWAP
SWAPW / XCHW A,T
EXT
EXTW
ZEXT
ZEXTW
3
2
1
2
1
1
byte (A)0-7
←→
(A)8-15
word (AH)
←→
(AL)
byte signed extension
word signed extension
byte zero extension
word zero extension