日韩国产欧美在线视频,特级无码一区二区三区毛片

您好，
買(mǎi)賣IC網(wǎng)歡迎您。
請(qǐng)登錄
免費(fèi)注冊(cè)

您現(xiàn)在的位置：買(mǎi)賣IC網(wǎng) > PDF目錄377927 > MB90F562 (Fujitsu Limited) Octal Bus Transceivers And Registers With 3-State Outputs 24-CDIP -55 to 125 PDF資料下載

型號(hào)：	MB90F562
廠商：	Fujitsu Limited
英文描述：	Octal Bus Transceivers And Registers With 3-State Outputs 24-CDIP -55 to 125
中文描述：	16位微控制器
文件頁(yè)數(shù)：	232/581頁(yè)
文件大小：	3144K
代理商：	MB90F562

CHAPTER 8 I/O PORTS

MB90560 series

8.8.1 Port 5 Registers (PDR5, DDR5, and ADER)

This section describes the port 5 registers.

Functions of Port 5 Registers

Port 5 data register (PDR5)

The PDR5 register indicates the state of each pin of port 5.

Port 5 data direction register (DDR5)

The DDR5 register specifies the direction of a data flow (input or output) at each pin (bit) of port

5. When a DDR5 register bit is “1”, the corresponding port (pin) is set as an output port. When

the bit is 0, the port (pin) is set as an input port.

Analog input enable register (ADER)

Each bit of the ADER register specifies whether the corresponding port 5 pin is to be used as a

general-purpose I/O port or an analog input pin. Setting an ADER bit to “1” enables the

corresponding pin for analog input. Setting the bit to “0” enables the pin for general-purpose I/O.

If a signal at an intermediate level is input in port I/O mode, input leak current flows.

Therefore, for a pin used for analog input, be sure to set the corresponding ADER bit to “1”

for analog input.

When the CPU is reset, the DDR5 register is reset to “0” and the ADER register is set to “1”

for analog input.

Table 8.8-3 lists the functions of the port 5 registers.

Table 8.8-3 Port 5 register functions

R/W : Read/write enabled

During writing

Initial value

The pin is at the

Low level is output to the pin. (The

output latch is loaded with “0: to turn on

the output transistor.)

The pin is at the

The pin is placed in a high-impedance

state. (The output latch is loaded with “1”

to turn off the output transistor.)

direction register

The direction

latch is “0”.

The output buffer is turned off to place

the port in input mode.

The direction

latch is “1”.

The output buffer is turned on to place

the port in output mode.

Analog input

enable register

Port I/O mode

Analog input mode

相關(guān)PDF資料	PDF描述
MB90V560	16-BIT MICROCONTROLLER
MB90560	Hex Schmitt-trigger Inverters 20-LCCC -55 to 125
MB90F568PF	16-bit Proprietary Microcontrollers
MB90F568PFM	16-bit Proprietary Microcontrollers
MB90F562BPFM	16-bit Proprietary Microcontrollers

相關(guān)代理商/技術(shù)參數(shù)	參數(shù)描述
MB90F562BPMC-GE1	制造商:FUJITSU 功能描述:
MB90F562PMCR-GE1	制造商:FUJITSU 功能描述:
MB90F568PMCR-GE1	制造商:FUJITSU 功能描述:
MB90F583BPFR-GE1	制造商:FUJITSU 功能描述:
MB90F583BPMC-GE1	制造商:FUJITSU 功能描述:

發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

*型號(hào)	*數(shù)量	廠商	批號(hào)	封裝

采購(gòu)需求

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

我的聯(lián)系方式

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)