![](http://datasheet.mmic.net.cn/330000/MB90F562_datasheet_16437954/MB90F562_470.png)
446
CHAPTER 16 8/10-BIT A/D CONVERTER
MB90560 series
16.5 8/10-Bit A/D Converter Interrupts
The 8/10-bit A/D converter can generate an interrupt request when the data for the A/D
conversion is stored in the A/D data register. This function supports the extended
intelligent I/O service (EI2OS).
I
8/10-bit A/D converter interrupts
Table 16.5-1 indicates the interrupt control bits of the 8/10-bit A/D converter and the interrupt
cause.
Table 16.5-1 Interrupt control bits of the 8/10-bit A/D converter and the interrupt cause
When A/D conversion is performed and its result is stored in the A/D data register (ADCR), the
INT bit of the A/D control status register (ADCS1) is set to “1”. If the interrupt request is enabled
(ADCS1: INTE = 1), an interrupt request is output to the interrupt controller.
I
8/10-bit A/D converter interrupts and EI2OS
Table 16.5-2 8/10-bit A/D converter interrupts and EI2OS
o: Available
I
EI2OS function of the 8/10-bit A/D converter
Using the EI2OS function, the 10-bit A/D converter can transfer the A/D conversion result to
memory. When the transfer is performed, a conversion data protection function halts the A/D
conversion until the A/D conversion data is transferred to memory, and clears the INT bit. The
function prevents any part of the data from being lost.
8/10-bit A/D converter
Interrupt request flag bit
ADCS: INT
Interrupt request enable bit
ADCS: INTE
Interrupt cause
Writing the A/D conversion result to the A/D data register
Interrupt No.
Interrupt control
register
Vector table address
EI2OS
Register
name
Address
Lower
Upper
Bank
#11 (0B
H
)
ICR00
0000B0
H
FFFFD0
H
FFFFD1
H
FFFFD2
H
o